Ternary logic circuit design based on single electron transistors

被引：0

作者：

吴刚 ^{[1
]}

蔡理 ^{[1
]}

李芹 ^{[1
]}

机构：

[1] Institute of Science,Air Force Engineering University

来源：

Journal of Semiconductors | 2009年 / 30卷 / 02期

关键词：

single electron transistor; adjustable threshold voltage; ternary logic;

D O I：

暂无

中图分类号：

TN791 [];

学科分类号：

080902 ;

摘要：

Based on the I–V characteristics and the function of adjustable threshold voltage of a single electron transistor (SET),we design the basic ternary logic circuits,which have been simulated by SPICE and their power and transient characteristics have been extensively analyzed. The simulation results indicate that the proposed circuits exhibit a simpler structure,smaller signal delay and lower power.

引用

页码：96 / 100

页数：5

共 50 条

[41] A New Time-Dependent Circuit Model for a Single Electron Box and its Application in Single Electron-Based Logic Gates
Sharifi, Mohammad Javd
Jamshidnezhad, Kasra
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2013, 38 (11) : 3145 - 3151
[42] Metal-based single electron transistors
Chen, W.
Ahmed, H.
Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1997, 15 (04):
[43] Metal-based single electron transistors
Chen, W
Ahmed, H
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (04): : 1402 - 1405
[44] Performance of single-electron transistor logic composed of multi-gate single-electron transistors
Pohang Univ of Science and, Technology, Kyungbuk, Korea, Republic of
Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 11 (6706-6710):
[45] Performance of single-electron transistor logic composed of multi-gate single-electron transistors
Jeong, MY
Jeong, YH
Hwang, SW
Kim, DM
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (11): : 6706 - 6710
[46] Synthesis of Balanced Ternary Reversible Logic Circuit
Mondal, Bikromadittya
Sarkar, Pradyut
Saha, Pranay Kumar
Chakraborty, Susanta
2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 334 - 339
[47] Electron transport in nanocrystalline Si based single electron transistors
Dutta, Amit
Oda, Shunri
Fu, Ying
Willander, Magnus
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2000, 39 (7 B): : 4647 - 4650
[48] Electron transport in nanocrystalline Si based single electron transistors
Dutta, A
Oda, S
Fu, Y
Willander, M
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2000, 39 (7B): : 4647 - 4650
[49] LOGIC DESIGN OF TERNARY LOGIC NETWORKS.
Tayama, Norio
Technology Reports of the Iwate University, 1983, 17 : 13 - 22
[50] Exploration of Ternary Logic Using T-CMOS for Circuit-Level Design
Ko, Jonghyun
Kim, Jongbeom
Jeong, Taegam
Jeong, Jaehoon
Song, Taigon
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (09) : 3612 - 3624

← 1 2 3 4 5 →