LOGIC DESIGN OF TERNARY LOGIC NETWORKS.

被引:0
|
作者
Tayama, Norio
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
MATHEMATICAL TECHNIQUES
引用
收藏
页码:13 / 22
相关论文
共 50 条
  • [1] Hazard Detection in Asynchronous Logic Networks.
    Quynh, Nguyen Xuan
    Zeszyty Naukowe Politechniki Lodzkiej, Elektryka, 1979, (65): : 99 - 112
  • [2] Identification of Functional Hazard in Logic Combinational Networks.
    Quynh, Nguyen Xuan
    Zeszyty Naukowe Politechniki Lodzkiej, Elektryka, 1979, (65): : 81 - 97
  • [3] DESIGN AND APPLICATION OF PIPELINED DYNAMIC CMOS TERNARY LOGIC AND SIMPLE TERNARY DIFFERENTIAL LOGIC
    WU, CY
    HUANG, HY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (08) : 895 - 906
  • [4] Design of Encoder for Ternary Logic Circuits
    Saidutt, Viswa P.
    Srinivas, V
    Phaneendra, Sai P.
    Muthukrishnan, Moorthy N.
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 85 - 88
  • [5] A review on the design of ternary logic circuits*
    Wang, Xiao-Yuan
    Dong, Chuan-Tao
    Wu, Zhi-Ru
    Cheng, Zhi-Qun
    CHINESE PHYSICS B, 2021, 30 (12)
  • [6] A review on the design of ternary logic circuits
    王晓媛
    董传涛
    吴志茹
    程知群
    Chinese Physics B, 2021, 30 (12) : 691 - 702
  • [7] Design Methodologies for Ternary Logic Circuits
    Vudadha, Chetan
    Srinivas, M. B.
    2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018), 2018, : 192 - 197
  • [8] MTL: Memristor Ternary Logic Design
    Luo, Li
    Dong, Zhekang
    Hu, Xiaofang
    Wang, Lidan
    Duan, Shukai
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2020, 30 (15):
  • [9] SPECTRAL ADDITION TECHNIQUES FOR THE SYNTHESIS OF MULTIVARIABLE LOGIC NETWORKS.
    Lloyd, A.M.
    1978, 1 (04): : 152 - 164
  • [10] Synthesis and optimization of threshold logic networks. with application to nanotechnologies
    Zhang, R
    Gupta, P
    Zhong, L
    Jha, NK
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 904 - 909