共 50 条
- [1] Hazard Detection in Asynchronous Logic Networks. Zeszyty Naukowe Politechniki Lodzkiej, Elektryka, 1979, (65): : 99 - 112
- [2] Identification of Functional Hazard in Logic Combinational Networks. Zeszyty Naukowe Politechniki Lodzkiej, Elektryka, 1979, (65): : 81 - 97
- [4] Design of Encoder for Ternary Logic Circuits 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 85 - 88
- [7] Design Methodologies for Ternary Logic Circuits 2018 IEEE 48TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2018), 2018, : 192 - 197
- [8] MTL: Memristor Ternary Logic Design INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2020, 30 (15):
- [9] SPECTRAL ADDITION TECHNIQUES FOR THE SYNTHESIS OF MULTIVARIABLE LOGIC NETWORKS. 1978, 1 (04): : 152 - 164
- [10] Synthesis and optimization of threshold logic networks. with application to nanotechnologies DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 904 - 909