共 50 条
- [34] An Optimal Design Methodology of Ternary Logic in Iso-device Ternary CMOS 2021 IEEE 51ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2021), 2021, : 189 - 194
- [36] Optimal alarm logic design for process networks THIRD INTERNATIONAL CONFERENCE ON FOUNDATIONS OF COMPUTER-AIDED PROCESS OPERATIONS, 1998, 94 (320): : 345 - 350
- [39] Ternary logic gate and multiplier design based on binary memristor Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2024, 52 (03): : 14 - 19and27
- [40] Design of Various Logic Gates in Neural Networks 2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,