LOGIC DESIGN OF TERNARY LOGIC NETWORKS.

被引：0
|
作者：
Tayama, Norio
机构：
来源：
Technology Reports of the Iwate University | 1983年 / 17卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
MATHEMATICAL TECHNIQUES
引用
收藏
页码：13 / 22
相关论文
共 50 条
  • [41] Resilient alarm logic design for process networks
    Tsai, CS
    Chang, CT
    Chen, KH
    Chu, SK
    INDUSTRIAL & ENGINEERING CHEMISTRY RESEARCH, 2000, 39 (12) : 4974 - 4985
  • [42] 2:1 Multiplexer Based Design for Ternary Logic Circuits
    Vudadha, Chetan
    Katragadda, Sowmya
    Phaneendra, Sai P.
    2013 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2013, : 46 - 51
  • [43] The design of ternary logic units on the basis of the standard MOS technology
    Morozov D.V.
    Pilipko M.M.
    Korotkov A.S.
    Russian Microelectronics, 2009, 38 (03) : 206 - 218
  • [44] Design of an asynchronous digital system with B-ternary logic
    Nagata, Y
    Mukaidono, M
    27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 265 - 271
  • [45] An Efficient Design Methodology for CNFET based Ternary Logic Circuits
    Vudadha, Chetan
    Phaneendra, Sai P.
    Srinivas, M. B.
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 278 - 283
  • [46] A Novel CNTFET-Based Ternary Logic Gate Design
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 435 - 438
  • [47] Ternary logic circuit design based on single electron transistors
    吴刚
    蔡理
    李芹
    半导体学报, 2009, 30 (02) : 96 - 100
  • [48] Design and Application of Memristive Balanced Ternary Univariate Logic Circuit
    Wang, Xiaoyuan
    Zhang, Xinrui
    Dong, Chuantao
    Nath, Shimul Kanti
    Iu, Herbert Ho-Ching
    MICROMACHINES, 2023, 14 (10)
  • [49] Ternary logic circuit design based on single electron transistors
    Wu Gang
    Cai Li
    Li Qin
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (02)
  • [50] TERNARY LOGIC IN PARALLEL MULTIPLIERS
    BROMLEY, AG
    COMPUTER JOURNAL, 1974, 17 (02): : 189 - 189
12345