Ternary logic circuit design based on single electron transistors

被引：0

作者：

吴刚 ^{[1
]}

蔡理 ^{[1
]}

李芹 ^{[1
]}

机构：

[1] Institute of Science,Air Force Engineering University

来源：

Journal of Semiconductors | 2009年 / 30卷 / 02期

关键词：

single electron transistor; adjustable threshold voltage; ternary logic;

D O I：

暂无

中图分类号：

TN791 [];

学科分类号：

080902 ;

摘要：

Based on the I–V characteristics and the function of adjustable threshold voltage of a single electron transistor (SET),we design the basic ternary logic circuits,which have been simulated by SPICE and their power and transient characteristics have been extensively analyzed. The simulation results indicate that the proposed circuits exhibit a simpler structure,smaller signal delay and lower power.

引用

页码：96 / 100

页数：5

共 50 条

[1] Ternary logic circuit design based on single electron transistors
Wu Gang
Cai Li
Li Qin
JOURNAL OF SEMICONDUCTORS, 2009, 30 (02)
[2] Logic circuit elements using single-electron tunnelling transistors
Stone, NJ
Ahmed, H
ELECTRONICS LETTERS, 1999, 35 (21) : 1883 - 1884
[3] A new design scheme for logic circuits with single electron transistors
Uchida, K
Matsuzawa, K
Toriumi, A
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1999, 38 (7A): : 4027 - 4032
[4] New design scheme for logic circuits with single electron transistors
Uchida, Ken
Matsuzawa, Kazuya
Toriumi, Akira
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1999, 38 (7 A): : 4027 - 4032
[5] Advances in the Modeling of Single Electron Transistors for the Design of Integrated Circuit
Chi, Yaqing
Sui, Bingcai
Yi, Xun
Fang, Liang
Zhou, Hailiang
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2010, 10 (09) : 6131 - 6135
[6] Design and simulation of logic gates using single electron transistors at room temperature
Venkataratnam, Aranggan
Goel, Ashok K.
INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2006, 2 (3-4) : 179 - 188
[7] Ternary Logic Circuit Based on Negative Capacitance Field-Effect Transistors and Its Variation Immunity
Huang, Weixing
Zhu, Huilong
Zhang, Yongkui
Wu, Zhenhua
Huo, Qiang
Xiao, Zhongrui
Jia, Kunpeng
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (07) : 3678 - 3683
[8] Design of CMOS Ternary Logic Family based on Single Supply Voltage
Gaikwad, V. T.
Deshmukh, P. R.
2015 INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING (ICPC), 2015,
[9] Design and simulation of logic circuits with hybrid architectures of single electron transistors and conventional devices
Venkataratnam, A.
Goel, A. K.
2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS, 2006, : 29 - +
[10] Design of all optical ternary logic based half adder circuit and it’s applications
Roy J.N.
Bhowmik P.
Chattopadhyay T.
Journal of Optics, 2015, 44 (4) : 322 - 329

← 1 2 3 4 5 →