An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process

被引：0

作者：

刘鸣 ^{[1
]}

陈虹 ^{[1
]}

李长猛 ^{[1
]}

王志华 ^{[1
]}

机构：

[1] Tsinghua National Laboratory for Information Science and Technology Institute of Microelectronics,Tsinghua University

来源：

Journal of Semiconductors | 2010年 / 31卷 / 06期

基金：

中国国家自然科学基金;

关键词：

sub-threshold SRAM; 11T SRAM cell; ultra-low-power SoC;

D O I：

暂无

中图分类号：

TN432 [场效应型];

学科分类号：

080903 ; 1401 ;

摘要：

This paper presents a 1 kb sub-threshold SRAM in the 180 nm CMOS process based on an improved 11T SRAM cell with new structure.Final test results verify the function of the SRAM.The minimal operating voltage of the chip is 350 mV,where the speed is 165 kHz,the leakage power is 42 nW and the dynamic power is about 200 nW. The designed SRAM can be used in ultra-low-power SoC.

引用

页码：144 / 147

页数：4

共 50 条

[41] Ultra-low line sensitivity and high PSRR sub-threshold CMOS voltage reference
Rashtian, Mohammad
[J]. JOURNAL OF ENGINEERING-JOE, 2023, 2023 (04):
[42] Sub-threshold Inverter for Low Power Consumption
Sindhu, R.
Mehta, Shilpa
[J]. PROCEEDINGS OF THE 2018 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), 2018, : 836 - 839
[43] Low Leakage and Robust Sub-threshold SRAM Cell Using Memristor
Mustaqueem, Zeba
Ansari, Abdul Quaiyum
Akram, Md Waseem
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2022, 68 (04) : 667 - 676
[44] An Ultra-Low Power 65-nm Standard Cell Library for Near/Sub-Threshold Digital Circuits
Chen, Yuting
Nie, Yuxuan
Jiao, Hailong
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (05) : 676 - 680
[45] An Ultra-Low-Voltage Sub-threshold Pseudo-Differential CMOS Schmitt Trigger
Bastan, Yasin
Nejati, Ali
Radfar, Sara
Amiri, Parviz
Nasrollahpour, Mehdi
Hamedi-hagh, Sotoudeh
[J]. 2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 67 - 71
[46] A 60-GHz CMOS Ultra-Low-Power Single-Ended Sub-Harmonic Mixer in 90-nm CMOS
Chi, Chih-Han
Chuang, Huey-Ru
[J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
[47] A novel approach for Low Voltage, Low Power deep Sub-threshold 5-T SRAM cell
Shrivastava, Prabhat Chandra
Kumar, Prashant
Tiwari, Manish
Dhawan, Amit
[J]. 2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING AND COMMUNICATION TECHNOLOGIES (ICETCCT), 2017, : 172 - 176
[48] Ultra-low-power manufacturing process
不详
[J]. AMERICAN CERAMIC SOCIETY BULLETIN, 2005, 84 (12): : 5 - 5
[49] AN ULTRA LOW POWER FAULT TOLERANT SRAM DESIGN IN 90NM CMOS
Wang, Kuande
Chen, Li
Yang, Jinsheng
[J]. 2009 IEEE 22ND CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1 AND 2, 2009, : 387 - 390
[50] Highly Stable, Dual-port, Sub-threshold 7T SRAM Cell for Ultra-low Power Application
Sil, Abhijit
Bakkamanthala, Srikanth
Karlapudi, Swetha
Bayoumi, Magdy
[J]. 2012 IEEE 10TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2012, : 493 - 496

← 1 2 3 4 5 →