共 50 条
- [22] Low-power Design of Double Edge-triggered Static SOI D Flip-flop CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 189 - 194
- [25] A Low-Power Double Edge-Triggered Flip-Flop with Transmission Gates and Clock Gating 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 205 - 208
- [26] GATES CONVERT J-K FLIP-FLOP TO EDGE-TRIGGERED SET-RESET ELECTRONICS, 1977, 50 (01): : 106 - 106
- [27] Implementation of the clock edge controllable dual edge-triggered D flip-flop using the cellular neural network Liu, Y.-Y. (yyliu@njfu.edu.cn), 1600, Beijing University of Posts and Telecommunications (36):
- [28] Low Power Dual Edge Triggered Flip-Flop 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROPAGATION AND COMPUTER TECHNOLOGY (ICSPCT 2014), 2014, : 125 - 128
- [30] Positive edge-triggered JK flip-flop using silicon-based micro-ring resonator Optical and Quantum Electronics, 2020, 52