THE SUPPLEMENTARY RESEARCH IN TERNARY EDGE-TRIGGERED FLIP-FLOP

被引：0
|
作者：
庄南
机构：
[1] Ningbo Normal College
[2] Zhejiang Province
来源：
Science Bulletin | 1988年 / 22期
关键词：
ternary logic; edge-triggered flip-flop; T flip-flop;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The usage of multiple-valued logic is not so common as binary logic in the electric science and technology. One reason is that it lacks the proper memory element which is not too complicated. Ref. [2] which studied the ternary masterslave flip-flop with three-rail output solved this problem. A sort of ternary edgetriggered D flip-flop corresponding to Ref. [2] has been designed in Ref. [3]. But
引用
下载
收藏
页码：1896 / 1899
页数：4
相关论文
共 50 条
  • [41] Design of low-power double-edge triggered flip-flop
    Yu, CC
    Chin, PY
    2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 126 - 127
  • [42] An explicit-pulsed double-edge triggered JK flip-flop
    Dai, Yanyun
    Shen, Jizhong
    2009 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING (WCSP 2009), 2009, : 1399 - 1402
  • [43] Design and Implementation of Enhanced Edge Triggered Flip-Flop for Low Power Dissipation
    Mathiazhagan, V.
    Ananthamoorthy, N. P.
    Venkatesh, C.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2022, 17 (09) : 1261 - 1273
  • [44] A low-swing clock double-edge triggered flip-flop
    Kim, C
    Kang, SM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (05) : 648 - 652
  • [45] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Kazuteru Namba
    Takashi Katagiri
    Hideo Ito
    Journal of Electronic Testing, 2013, 29 : 545 - 554
  • [46] A low-swing clock double-edge triggered flip-flop
    Kim, C
    Kang, SM
    2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 183 - 186
  • [47] Resonant Tunneling Diode based QMOS edge triggered flip-flop design
    Zhang, H
    Mazumder, P
    Yang, KH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 705 - 708
  • [48] Timing-Error-Detecting Dual-Edge-Triggered Flip-Flop
    Namba, Kazuteru
    Katagiri, Takashi
    Ito, Hideo
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (04): : 545 - 554
  • [49] Skewing clock to decide races - double-edge-triggered flip-flop
    Varma, P
    Ramganesh, KN
    ELECTRONICS LETTERS, 2001, 37 (25) : 1506 - 1507
  • [50] CONSTRUCTIONS OF TERNARY FLIP-FLOP CIRCUITS.
    Muranaka, Noriaki
    Imanishi, Shigeru
    Systems, computers, controls, 1984, 15 (03): : 1 - 9
12345