Scaling carbon nanotube complementary transistors to the 5nm gate length and toward the quantum limit

被引：0
|
作者：
机构：
来源：
Science Foundation in China | 2017年 / 01期
关键词：
CNT; length; Scaling carbon nanotube complementary transistors to the 5nm gate length and toward the quantum limit;
D O I：
暂无
中图分类号：
TB383.1 []; TN325 [晶体管：按材料分];
学科分类号：
070205 ; 0805 ; 080501 ; 080502 ; 080903 ; 1406 ;
摘要：
Subject Code:F01With the support by the National Natural Science Foundation of China,the research team led by Prof.Peng Lianmao(彭练矛)and Prof.Zhang Zhiyong(张志勇)at the Key Laboratory for the Physics and Chemistry of Nanodevices and Department of Electronics,Peking University,Beijing,recently reported that carbon nanotube CMOS FETs were scaled down to the 5nm gate length and presented performance
引用
收藏
页码：41 / 41
页数：1
相关论文
共 50 条
  • [31] Diamond Field-Effect Transistors With V2O5-Induced Transfer Doping: Scaling to 50-nm Gate Length
    Crawford, Kevin G.
    Weil, James D.
    Shah, Pankaj B.
    Ruzmetov, Dmitry A.
    Neupane, Mahesh R.
    Kingkeo, Khamsouk
    Birdwell, A. Glen
    Ivanov, Tony G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (06) : 2270 - 2275
  • [32] Role of Underlap Structure in Boosting the Performance of Band-to-Band Tunneling Carbon Nanotube FET with 5-nm Gate Length
    Tamersit, Khalil
    2021 10TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2021,
  • [33] Channel Length Scaling Limit for LDMOS Field-Effect Transistors: Semi-classical and Quantum Analysis
    Saadat, Ali
    Vyas, Pratik B.
    Van de Put, Maarten L.
    Fischetti, Massimo, V
    Edwards, Hal
    Vandenberghe, William G.
    PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 443 - 446
  • [34] Performance metrics of a 5 nm, planar, top gate, carbon nanotube on insulator (COI) transistor
    Alam, Khairul
    Lake, Roger
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (02) : 186 - 190
  • [35] Electron Transport Behavior on Gate Length Scaling in Sub-50-nm GaAs Metal Semiconductor Field Effect Transistors
    Han, Jaeheon
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2011, 58 (05) : 1343 - 1346
  • [36] Electron Transport Behavior on Gate Length Scaling in Sub-50 nm GaAs Metal Semiconductor Field Effect Transistors
    Han, Jaeheon
    PHYSICS OF SEMICONDUCTORS: 30TH INTERNATIONAL CONFERENCE ON THE PHYSICS OF SEMICONDUCTORS, 2011, 1399
  • [37] Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors
    Ghani, T
    Mistry, K
    Packan, P
    Thompson, S
    Stettler, M
    Tyagi, S
    Bohr, M
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 174 - 175
  • [38] Physical insights into the operation of a 1-nm gate length transistor based on MoS2 with metallic carbon nanotube gate
    Perucchini, Marta
    Marin, Enrique G.
    Marian, Damiano
    Iannaccone, Giuseppe
    Fiori, Gianluca
    APPLIED PHYSICS LETTERS, 2018, 113 (18)
  • [39] Gate Length Scaling of High-k Vertical MOSFET toward 20nm CMOS Technology and beyond
    Sasaki, Takeshi
    Endoh, Tetsuo
    2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,
  • [40] Exploration of yttria films as gate dielectrics in sub-50 nm carbon nanotube field-effect transistors
    Ding, Li
    Zhang, Zhiyong
    Su, Jun
    Li, Qunqing
    Peng, Lian-Mao
    NANOSCALE, 2014, 6 (19) : 11316 - 11321
12345