Physical insights into the operation of a 1-nm gate length transistor based on MoS2 with metallic carbon nanotube gate

被引:6
|
作者
Perucchini, Marta [1 ]
Marin, Enrique G. [1 ]
Marian, Damiano [1 ]
Iannaccone, Giuseppe [1 ]
Fiori, Gianluca [1 ]
机构
[1] Univ Pisa, Dipartimento Ingn Informaz, Via G Caruso 16, I-56122 Pisa, Italy
关键词
FIELD-EFFECT TRANSISTORS; 2-DIMENSIONAL MATERIALS; ELECTRONICS;
D O I
10.1063/1.5054281
中图分类号
O59 [应用物理学];
学科分类号
摘要
Low-dimensional materials such as layered semiconductors or carbon nanotubes (CNTs) have been attracting increasing attention in the last few decades due to their inherent scaling properties, which become fundamental to sustain the scaling in electronic devices. Inspired by recent experimental results [Desai et al., Science 354, 99 (2016)], in this work we examined the ultimate performance of MoS2-channel Field Effect Transistors with a gate length of 1 nm by means of quantum transport simulations based on the Poisson equation and non-equilibrium Green's function formalism. We considered uniformly scaled devices, with channel lengths ranging from 5 to 20 nm controlled by a cylindrical gate with a diameter of 1 nm, as would be required in realistic integrated circuits. Moreover, we also evaluated the effect of the finite density of states of a carbon nanotube gate on the loss of device performance. We noticed that the sub-threshold swing for all short-channel structures was greater than the ideal 60 mV per decade limit of thermionic devices, and we attributed this to the presence of tunneling currents and gate-drain interactions. We tailored the transistor architecture in order to improve the gate control. We concluded that the limited CNT-channel capacitive coupling poses severe limitations on the operation and thus exploitation of the device. Published by AIP Publishing.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Novel 10-nm Gate Length MoS2 Transistor Fabricated on Si Fin Substrate
    Pan, Yu
    Yin, Huaxiang
    Huang, Kailiang
    Zhang, Zhaohao
    Zhang, Qingzhu
    Jia, Kunpeng
    Wu, Zhenhua
    Luo, Kun
    Yu, Jiahan
    Li, Junfeng
    Wang, Wenwu
    Ye, Tianchun
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 483 - 488
  • [2] Dual-gate operation of a carbon nanotube field effect transistor with a local gate electrode
    Park, Ji-Yong
    Kim, Yongsun
    Oh, Young Mu
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 51 (04) : 1357 - 1361
  • [3] Floating Gate Memory-based Monolayer MoS2 Transistor with Metal Nanocrystals Embedded in the Gate Dielectrics
    Wang, Jingli
    Zou, Xuming
    Xiao, Xiangheng
    Xu, Lei
    Wang, Chunlan
    Jiang, Changzhong
    Ho, Johnny C.
    Wang, Ti
    Li, Jinchai
    Liao, Lei
    SMALL, 2015, 11 (02) : 208 - 213
  • [4] Vertical MoS2 transistors with sub-1-nm gate lengths
    Fan Wu
    He Tian
    Yang Shen
    Zhan Hou
    Jie Ren
    Guangyang Gou
    Yabin Sun
    Yi Yang
    Tian-Ling Ren
    Nature, 2022, 603 : 259 - 264
  • [5] Vertical MoS2 transistors with sub-1-nm gate lengths
    Wu, Fan
    Tian, He
    Shen, Yang
    Hou, Zhan
    Ren, Jie
    Gou, Guangyang
    Sun, Yabin
    Yang, Yi
    Ren, Tian-Ling
    NATURE, 2022, 603 (7900) : 259 - +
  • [6] A Carbon Nanotube Transistor Based on Buried-Gate Structure
    Li, Haiou
    Liao, Yuanmei
    Zhang, Fabi
    Sun, Tangyou
    Liu, Xingpeng
    Chen, Shouwei
    MATERIALS, 2025, 18 (02)
  • [7] A novel 10-nm physical gate length double-gate junction field effect transistor
    侯晓宇
    黄如
    陈刚
    刘晟
    张兴
    俞滨
    王阳元
    Chinese Physics B, 2008, (02) : 685 - 689
  • [8] A novel 10-nm physical gate length double-gate junction field effect transistor
    Hou Xiao-Yu
    Huang Ru
    Chen Gang
    Liu Sheng
    Zhang Xing
    Yu Bin
    Wang Yang-Yuan
    CHINESE PHYSICS B, 2008, 17 (02) : 685 - 689
  • [9] A MOS2 FIELD-EFFECT TRANSISTOR WITH A LIQUID BACK GATE
    Lin, Kabin
    Yuan, Zhishan
    Yu, Yu
    Li, Kun
    Yang, Haojie
    He, Pinyao
    Ma, Jian
    Sha, Jingjie
    Chen, Yunfei
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION, 2016, VOL. 10, 2017,
  • [10] Transistor operation of 30-nm gate-length EJ-MOSFETs
    NEC Fundamental Research Lab, Ibaraki, Japan
    IEEE Electron Device Lett, 3 (74-76):