Floating Gate Memory-based Monolayer MoS2 Transistor with Metal Nanocrystals Embedded in the Gate Dielectrics

被引：109

作者：

Wang, Jingli ^{[1
,2
]}

Zou, Xuming ^{[1
,2
]}

Xiao, Xiangheng ^{[1
,2
]}

Xu, Lei ^{[1
,2
]}

Wang, Chunlan ^{[1
,2
]}

Jiang, Changzhong ^{[1
,2
]}

Ho, Johnny C. ^{[3
]}

Wang, Ti ^{[1
,2
]}

Li, Jinchai ^{[1
,2
]}

Liao, Lei ^{[1
,2
]}

机构：

[1] Wuhan Univ, Dept Phys, Minist Educ, Wuhan 430072, Peoples R China

[2] Wuhan Univ, Minist Educ, Key Lab Artificial Micro & Nanostruct, Wuhan 430072, Peoples R China

[3] City Univ Hong Kong, Dept Phys & Mat Sci, Hong Kong, Hong Kong, Peoples R China

来源：

SMALL | 2015年 / 11卷 / 02期

关键词：

work functions; MoS2; metallic nanocrystals; floating gates; flash memory; NONVOLATILE MEMORY; GRAPHENE; NANOPARTICLES; TECHNOLOGY; DEVICES; STATES;

D O I：

10.1002/smll.201401872

中图分类号：

O6 [化学];

学科分类号：

0703 ;

摘要：

Charge trapping layers are formed from different metallic nanocrystals in MoS2-based nanocrystal floating gate memory cells in a process compatible with existing fabrication technologies. The memory cells with Au nanocrystals exhibit impressive performance with a large memory window of 10 V, a high program/erase ratio of approximately 105 and a long retention time of 10 years. © 2014 Wiley-VCH Verlag GmbH & Co. KGaA.

引用

页码：208 / 213

页数：6

共 50 条

[1] Impact of Interface Traps in Floating-Gate Memory Based on Monolayer MoS2
Giusi, G.
Marega, G. M.
Kis, A.
Iannaccone, G.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6121 - 6126
[2] Gate controlled electronic transport in monolayer MoS2 field effect transistor
Zhou, Y. F.
Xian, H. M.
Wang, B.
Yu, Y. J.
Wei, Y. D.
Wang, J.
JOURNAL OF APPLIED PHYSICS, 2015, 117 (10)
[3] A Horizontal-Gate Monolayer MoS2 Transistor Based on Image Force Barrier Reduction
Yang, Kun
Liu, Hongxia
Wang, Shulong
Li, Wei
Han, Tao
NANOMATERIALS, 2019, 9 (09)
[4] Floating gate memory based on MoS2 channel and iCVD polymer tunneling dielectric
Woo, Myung Hun
Jang, Byung Chul
Choi, Junhwan
Shin, Gwang Hyuk
Seong, Hyejeong
Im, Sung Gap
Choi, Sung-Yool
2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 295 - 298
[5] MoS2 Nanosheets for Top-Gate Nonvolatile Memory Transistor Channel
Lee, Hee Sung
Min, Sung-Wook
Park, Min Kyu
Lee, Young Tack
Jeon, Pyo Jin
Kim, Jae Hoon
Ryu, Sunmin
Im, Seongil
SMALL, 2012, 8 (20) : 3111 - 3115
[6] Adhesion Lithography to fabricate MoS2 FETs with Self-Assembled Monolayer-based Gate Dielectrics
Kawanago, Takamasa
Ikoma, Ryo
Du Wanjing
Oda, Shunri
2016 46TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2016, : 291 - 294
[7] RADIATION DOSIMETER BASED ON FLOATING GATE MOS-TRANSISTOR
KASSABOV, J
NEDEV, N
SMIRNOV, N
RADIATION EFFECTS AND DEFECTS IN SOLIDS, 1991, 116 (1-2): : 155 - 158
[8] Double-Gate MoS2 Field-Effect Transistor with a Multilayer Graphene Floating Gate: A Versatile Device for Logic, Memory, and Synaptic Applications
Rodder, Michael A.
Vasishta, Sudhanva
Dodabalapur, Ananth
ACS APPLIED MATERIALS & INTERFACES, 2020, 12 (30) : 33926 - 33933
[9] Modeling of a tunable memory device made with a double-gate MoS2 FET and graphene floating gate
Rodder, Michael A.
Dodabalapur, Ananth
APPLIED PHYSICS LETTERS, 2021, 119 (14)
[10] GERMANIUM NANOCRYSTALS EMBEDDED IN SILICON DIOXIDE FOR FLOATING GATE MEMORY DEVICES
Bag, A.
Aluguri, R.
Ray, S. K.
JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2011, 3 (01) : 878 - 883

← 1 2 3 4 5 →