Physical insights into the operation of a 1-nm gate length transistor based on MoS2 with metallic carbon nanotube gate

被引:6
|
作者
Perucchini, Marta [1 ]
Marin, Enrique G. [1 ]
Marian, Damiano [1 ]
Iannaccone, Giuseppe [1 ]
Fiori, Gianluca [1 ]
机构
[1] Univ Pisa, Dipartimento Ingn Informaz, Via G Caruso 16, I-56122 Pisa, Italy
关键词
FIELD-EFFECT TRANSISTORS; 2-DIMENSIONAL MATERIALS; ELECTRONICS;
D O I
10.1063/1.5054281
中图分类号
O59 [应用物理学];
学科分类号
摘要
Low-dimensional materials such as layered semiconductors or carbon nanotubes (CNTs) have been attracting increasing attention in the last few decades due to their inherent scaling properties, which become fundamental to sustain the scaling in electronic devices. Inspired by recent experimental results [Desai et al., Science 354, 99 (2016)], in this work we examined the ultimate performance of MoS2-channel Field Effect Transistors with a gate length of 1 nm by means of quantum transport simulations based on the Poisson equation and non-equilibrium Green's function formalism. We considered uniformly scaled devices, with channel lengths ranging from 5 to 20 nm controlled by a cylindrical gate with a diameter of 1 nm, as would be required in realistic integrated circuits. Moreover, we also evaluated the effect of the finite density of states of a carbon nanotube gate on the loss of device performance. We noticed that the sub-threshold swing for all short-channel structures was greater than the ideal 60 mV per decade limit of thermionic devices, and we attributed this to the presence of tunneling currents and gate-drain interactions. We tailored the transistor architecture in order to improve the gate control. We concluded that the limited CNT-channel capacitive coupling poses severe limitations on the operation and thus exploitation of the device. Published by AIP Publishing.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Performance metrics of a 5 nm, planar, top gate, carbon nanotube on insulator (COI) transistor
    Alam, Khairul
    Lake, Roger
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (02) : 186 - 190
  • [22] MoS2 transistors with 1-nanometer gate lengths
    Desai, Sujay B.
    Madhvapathy, Surabhi R.
    Sachid, Angada B.
    Llinas, Juan Pablo
    Wang, Qingxiao
    Ahn, Geun Ho
    Pitner, Gregory
    Kim, Moon J.
    Bokor, Jeffrey
    Hu, Chenming
    Wong, H. -S. Philip
    Javey, Ali
    SCIENCE, 2016, 354 (6308) : 99 - 102
  • [23] Quasi-1-Dimensional Dual-Gate MoS2 Field-Effect Transistors with 50 nm Channel Length
    Zhou, Yuchen
    Yoon, Chankeun
    Vasishta, Sudhanva
    Xu, Xin
    Liang, Kelly
    Dodabalapur, Ananth
    ACS APPLIED NANO MATERIALS, 2023, 6 (16) : 15048 - 15053
  • [24] Simulation of 1-Nanotrieter Gate MoS2 MSFETs
    Thiele, Sebastian
    Schwierz, Frank
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 569 - 571
  • [25] Surface-gate-defined single-electron transistor in a MoS2 bilayer
    Javaid, M.
    Drumm, Daniel W.
    Russo, Salvy P.
    Greentree, Andrew D.
    NANOTECHNOLOGY, 2017, 28 (12)
  • [26] Performance of 2 nm gate length carbon nanotube field-effect transistors with source/drain underlaps
    Alam, K
    Lake, R
    APPLIED PHYSICS LETTERS, 2005, 87 (07)
  • [27] 30nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays
    Chau, R
    Kavalieros, J
    Roberds, B
    Schenker, R
    Lionberger, D
    Barlage, D
    Doyle, B
    Arghavani, R
    Murthy, A
    Dewey, G
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 45 - 48
  • [28] Can Carbon Nanotube Transistors Be Scaled Down to the Sub-5 nm Gate Length?
    Xu, Lin
    Yang, Jie
    Qiu, Chenguang
    Liu, Shiqi
    Zhou, Weijun
    Li, Qiuhui
    Shi, Bowen
    Ma, Jiachen
    Yang, Chen
    Lu, Jing
    Zhang, Zhiyong
    ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (27) : 31957 - 31967
  • [29] Efficient Gate Modulation in a Screening-Engineered MoS2/Single-Walled Carbon Nanotube Network Heterojunction Vertical Field-Effect Transistor
    Thanh Luan Phan
    Quoc An Vu
    Kim, Young Rae
    Shin, Yong Seon
    Lee, Il Min
    Minh Dao Tran
    Jiang, Jinbao
    Dinh Hoa Luong
    Liao, Lei
    Lee, Young Hee
    Yu, Woo Jong
    ACS APPLIED MATERIALS & INTERFACES, 2019, 11 (28) : 25516 - 25523
  • [30] Demonstration of a high performance 40-nm-gate carbon nanotube field-effect transistor
    IBM T. J. Watson Research Center, Yorktown Heights, NY 10598
    不详
    IEEE Electron Devices Society, 1600, 113-114 (2005):