共 50 条
- [21] Detailed-Routing-Driven Analytical Standard-Cell Placement 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 378 - 383
- [22] A standard-cell placement tool for designs with high row utilization ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 45 - 47
- [24] A Multi-Step Reinforcement Learning Algorithm FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE, PTS 1-4, 2011, 44-47 : 3611 - 3615
- [25] Low-power driven standard-cell placement based on a multilevel force-directed algorithm IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 145 - 146
- [26] Timing-driven global routing for standard-cell VLSI design COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1999, 14 (03): : 175 - 185
- [27] Congestion control using a multi-step neural predictive technique Conference Record / IEEE Global Telecommunications Conference, 1998, 3 : 1705 - 1714
- [28] Congestion control using a multi-step neural predictive technique GLOBECOM 98: IEEE GLOBECOM 1998 - CONFERENCE RECORD, VOLS 1-6: THE BRIDGE TO GLOBAL INTEGRATION, 1998, : 1705 - 1714
- [29] Multi-step strategy for optimizing complex dynamic processes SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 3177 - 3182
- [30] LOTUS:Leakage Optimization under Timing Uncertainty for Standard-cell designs ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 717 - +