A multi-step standard-cell placement algorithm of optimizing timing and congestion behavior

被引:0
|
作者
侯文婷
洪先龙
吴为民
蔡懿慈
机构
基金
中国国家自然科学基金;
关键词
placement; congestion; timing analysis; look up table delay model; congestion estimation model;
D O I
暂无
中图分类号
TN402 [设计];
学科分类号
摘要
The timing behavior and congestion behavior are two important goals in the performance-driven standard-cell placement. In this paper, we analyze the relationship between the timing and congestion behavior. We bring up a multi-step placement algorithm to reach the two goals. First, the timing-driven placement algorithm is used to find the global optimal solution. In the second step, the algorithm tries to decrease the maximum congestion while not deteriorating the timing behavior. We have implemented our algorithm and tested it with real circuits. The results show that the maximum delay can decrease by 30% in our timing-driven placement and in the second step the maximum congestion will decrease by 10% while the timing behavior is unchanged.
引用
收藏
页码:310 / 320
页数:11
相关论文
共 50 条
  • [21] Detailed-Routing-Driven Analytical Standard-Cell Placement
    Huang, Chau-Chin
    Chiou, Chien-Hsiung
    Tseng, Kai-Han
    Chang, Yao-Wen
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 378 - 383
  • [22] A standard-cell placement tool for designs with high row utilization
    Yang, XJ
    Choi, BK
    Sarrafzadeh, M
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 45 - 47
  • [23] UTACO: A unified timing and congestion optimization algorithm for standard cell global routing
    Jing, T
    Hong, XL
    Xu, JY
    Bao, HY
    Cheng, CK
    Gu, J
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (03) : 358 - 365
  • [24] A Multi-Step Reinforcement Learning Algorithm
    Zhang, Zhicong
    Hu, Kaishun
    Huang, Huiyu
    Li, Shuai
    Zhao, Shaoyong
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE, PTS 1-4, 2011, 44-47 : 3611 - 3615
  • [25] Low-power driven standard-cell placement based on a multilevel force-directed algorithm
    Huang, YH
    Chi, MC
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 145 - 146
  • [26] Timing-driven global routing for standard-cell VLSI design
    Youssef, H
    Sait, SM
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1999, 14 (03): : 175 - 185
  • [27] Congestion control using a multi-step neural predictive technique
    Aweya, James
    Montuno, Delfin Y.
    Zhang, Qi-jun
    Orozco-Barbosa, Luis
    Conference Record / IEEE Global Telecommunications Conference, 1998, 3 : 1705 - 1714
  • [28] Congestion control using a multi-step neural predictive technique
    Aweya, J
    Montuno, DY
    Zhang, QJ
    Orozco-Barbosa, L
    GLOBECOM 98: IEEE GLOBECOM 1998 - CONFERENCE RECORD, VOLS 1-6: THE BRIDGE TO GLOBAL INTEGRATION, 1998, : 1705 - 1714
  • [29] Multi-step strategy for optimizing complex dynamic processes
    Kwon, SP
    Kim, TH
    Yoon, ES
    SICE 2003 ANNUAL CONFERENCE, VOLS 1-3, 2003, : 3177 - 3182
  • [30] LOTUS:Leakage Optimization under Timing Uncertainty for Standard-cell designs
    Bhardwaj, Sarvesh
    Vrudhula, Sarma
    Cao, Yu
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 717 - +