RevivePath:Resilient Network-on-Chip Design Through Data Path Salvaging of Router

被引:2
|
作者
韩银和 [1 ,2 ,3 ,4 ,5 ]
刘成 [4 ,5 ]
路航 [1 ,2 ,4 ,5 ]
李文博 [4 ,5 ]
张磊 [1 ,2 ,4 ,5 ]
李晓维 [1 ,2 ,4 ,5 ]
机构
[1] CCF
[2] IEEE
[3] ACM
[4] State Key Laboratory of Computer Architecture,Institute of Computing Technology,Chinese Academy of Sciences
基金
中国国家自然科学基金;
关键词
Network-on-Chip; fault-tolerant; on-chip router;
D O I
暂无
中图分类号
TP393.05 [];
学科分类号
081201 ; 1201 ;
摘要
Network-on-Chip(NoC)with excellent scalability and high bandwidth has been considered to be the most promising communication architecture for complex integration systems.However,NoC reliability is getting continuously challenging for the shrinking semiconductor feature size and increasing integration density.Moreover,a single node failure in NoC might destroy the network connectivity and corrupt the entire system.Introducing redundancies is an efcient method to construct a resilient communication path.However,prior work based on redundancies,either results in limited reliability with coarse grain protection or involves even larger hardware overhead with fine grain.In this paper,we notice that data path such as links,bufers and crossbars in NoC can be divided into multiple identical parallel slices,which can be utilized as inherent redundancy to enhance reliability.As long as there is one fault-free slice left available,the proposed salvaging scheme named as RevivePath,can be employed to make the overall data path still functional.Furthermore,RevivePath uses the direct redundancy to protect the control path such as switch arbiter,routing computation,to provide a full fault-tolerant scheme to the whole router.Experimental results show that it achieves quite high reliability with graceful performance degradation even under high fault rate.
引用
收藏
页码:1045 / 1053
页数:9
相关论文
共 50 条
  • [31] Shield: A Reliable Network-on-Chip Router Architecture for Chip Multiprocessors
    Poluri, Pavan
    Louri, Ahmed
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (10) : 3058 - 3070
  • [32] Pre-allocated path based low latency router architecture for network-on-chip
    Zheng, Xiao-Fu
    Gu, Hua-Xi
    Yang, Yin-Tang
    Huang, Zhong-Fan
    Zheng, X.-F. (zhengxiaofu_1122@163.com), 2013, Science Press (35): : 341 - 348
  • [33] Design of a Deadlock-Free XY-YX Router for Network-on-Chip
    Lee, Sang Muk
    Ko, Eun Nu Ri
    Jeong, Young Seob
    Lee, Seung Eun
    INFORMATION TECHNOLOGY: NEW GENERATIONS, 2016, 448 : 701 - 710
  • [34] Design of 8-Bit Programmable Crossbar Switch for Network-on-Chip Router
    Khan, Mohammad Ayoub
    Ansari, Abdul Quaiyum
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 526 - +
  • [35] Design and Evaluation of Implementation Impact on a Fault-Tolerant Network-on-Chip Router
    Melo, Douglas Rossi
    Zeferino, Cesar Albenes
    Bezerra, Eduardo Augusto
    Dilillo, Luigi
    2021 16TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2021), 2021,
  • [36] A load balancing bufferless deflection router for network-on-chip
    Zhou Xiaofeng
    Zhu Zhangming
    Zhou Duan
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (07)
  • [37] A Compression Router for Low-Latency Network-on-Chip
    Niwa, Naoya
    Shikama, Yoshiya
    Amano, Hideharu
    Koibuchi, Michihiro
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2023, E106D (02) : 170 - 180
  • [38] An Asynchronous Network-on-Chip Router with Low Standby Power
    Elshennawy, Amr
    Khatri, Sunil P.
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 394 - 399
  • [39] Analysis of Black Hole Router Attack in Network-on-Chip
    Daoud, Luka
    Rafla, Nader
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 69 - 72
  • [40] A load balancing bufferless deflection router for network-on-chip
    周小锋
    朱樟明
    周端
    Journal of Semiconductors, 2016, 37 (07) : 108 - 115