RevivePath:Resilient Network-on-Chip Design Through Data Path Salvaging of Router

被引:2
|
作者
韩银和 [1 ,2 ,3 ,4 ,5 ]
刘成 [4 ,5 ]
路航 [1 ,2 ,4 ,5 ]
李文博 [4 ,5 ]
张磊 [1 ,2 ,4 ,5 ]
李晓维 [1 ,2 ,4 ,5 ]
机构
[1] CCF
[2] IEEE
[3] ACM
[4] State Key Laboratory of Computer Architecture,Institute of Computing Technology,Chinese Academy of Sciences
基金
中国国家自然科学基金;
关键词
Network-on-Chip; fault-tolerant; on-chip router;
D O I
暂无
中图分类号
TP393.05 [];
学科分类号
081201 ; 1201 ;
摘要
Network-on-Chip(NoC)with excellent scalability and high bandwidth has been considered to be the most promising communication architecture for complex integration systems.However,NoC reliability is getting continuously challenging for the shrinking semiconductor feature size and increasing integration density.Moreover,a single node failure in NoC might destroy the network connectivity and corrupt the entire system.Introducing redundancies is an efcient method to construct a resilient communication path.However,prior work based on redundancies,either results in limited reliability with coarse grain protection or involves even larger hardware overhead with fine grain.In this paper,we notice that data path such as links,bufers and crossbars in NoC can be divided into multiple identical parallel slices,which can be utilized as inherent redundancy to enhance reliability.As long as there is one fault-free slice left available,the proposed salvaging scheme named as RevivePath,can be employed to make the overall data path still functional.Furthermore,RevivePath uses the direct redundancy to protect the control path such as switch arbiter,routing computation,to provide a full fault-tolerant scheme to the whole router.Experimental results show that it achieves quite high reliability with graceful performance degradation even under high fault rate.
引用
收藏
页码:1045 / 1053
页数:9
相关论文
共 50 条
  • [41] A load balancing bufferless deflection router for network-on-chip
    周小锋
    朱樟明
    周端
    Journal of Semiconductors, 2016, (07) : 108 - 115
  • [42] Multicast parallel pipeline router architecture for network-on-chip
    Samman, Faizal A.
    Hollstein, Thomas
    Glesner, Manfred
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1200 - 1205
  • [43] Analyzing the Error Propagation in a Parameterizable Network-on-Chip Router
    de Melo, Douglas Rossi
    Zeferino, Cesar Albenes
    Dilillo, Luigi
    Bezerra, Eduardo Augusto
    2019 20TH IEEE LATIN AMERICAN TEST SYMPOSIUM (LATS), 2019,
  • [44] Centralized Priority Management Allocation for Network-on-Chip Router
    Yan, Pengzhan
    Sridhar, Ramalingam
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 290 - 295
  • [45] A novel technique for flit traversal in network-on-chip router
    Monika Katta
    T. K. Ramesh
    Juha Plosila
    Computing, 2023, 105 : 2647 - 2673
  • [46] Tackling Permanent Faults in the Network-on-Chip Router Pipeline
    Poluri, Pavan
    Louri, Ahmed
    2013 25TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2013, : 49 - 56
  • [47] A novel technique for flit traversal in network-on-chip router
    Katta, Monika
    Ramesh, T. K.
    Plosila, Juha
    COMPUTING, 2023, 105 (12) : 2647 - 2673
  • [48] Roundabout: a Network-on-Chip Router with Adaptive Buffer Sharing
    Effiong, Charles
    Sassatelli, Gilles
    Gamatie, Abdoulaye
    2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 65 - 68
  • [49] Congestion-Aware Network-on-Chip Router Architecture
    Wang, Chifeng
    Hu, Wen-Hsiang
    Bagherzadeh, Nader
    15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 137 - 144
  • [50] A Highly Adaptive and Efficient Router Architecture for Network-on-Chip
    Ahmadinia, Ali
    Shahrabi, Alireza
    COMPUTER JOURNAL, 2011, 54 (08): : 1295 - 1307