RevivePath:Resilient Network-on-Chip Design Through Data Path Salvaging of Router

被引:2
|
作者
韩银和 [1 ,2 ,3 ,4 ,5 ]
刘成 [4 ,5 ]
路航 [1 ,2 ,4 ,5 ]
李文博 [4 ,5 ]
张磊 [1 ,2 ,4 ,5 ]
李晓维 [1 ,2 ,4 ,5 ]
机构
[1] CCF
[2] IEEE
[3] ACM
[4] State Key Laboratory of Computer Architecture,Institute of Computing Technology,Chinese Academy of Sciences
基金
中国国家自然科学基金;
关键词
Network-on-Chip; fault-tolerant; on-chip router;
D O I
暂无
中图分类号
TP393.05 [];
学科分类号
081201 ; 1201 ;
摘要
Network-on-Chip(NoC)with excellent scalability and high bandwidth has been considered to be the most promising communication architecture for complex integration systems.However,NoC reliability is getting continuously challenging for the shrinking semiconductor feature size and increasing integration density.Moreover,a single node failure in NoC might destroy the network connectivity and corrupt the entire system.Introducing redundancies is an efcient method to construct a resilient communication path.However,prior work based on redundancies,either results in limited reliability with coarse grain protection or involves even larger hardware overhead with fine grain.In this paper,we notice that data path such as links,bufers and crossbars in NoC can be divided into multiple identical parallel slices,which can be utilized as inherent redundancy to enhance reliability.As long as there is one fault-free slice left available,the proposed salvaging scheme named as RevivePath,can be employed to make the overall data path still functional.Furthermore,RevivePath uses the direct redundancy to protect the control path such as switch arbiter,routing computation,to provide a full fault-tolerant scheme to the whole router.Experimental results show that it achieves quite high reliability with graceful performance degradation even under high fault rate.
引用
收藏
页码:1045 / 1053
页数:9
相关论文
共 50 条
  • [1] RevivePath: Resilient Network-on-Chip Design Through Data Path Salvaging of Router
    Yin-He Han
    Cheng Liu
    Hang Lu
    Wen-Bo Li
    Lei Zhang
    Xiao-Wei Li
    Journal of Computer Science and Technology, 2013, 28 : 1045 - 1053
  • [2] Revive Path: Resilient Network-on-Chip Design Through Data Path Salvaging of Router
    Han, Yin-He
    Liu, Cheng
    Lu, Hang
    Li, Wen-Bo
    Zhang, Lei
    Li, Xiao-Wei
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2013, 28 (06) : 1045 - 1053
  • [3] A Resilient On-chip Router Design Through Data Path Salvaging
    Liu, Cheng
    Zhang, Lei
    Han, Yinhe
    Li, Xiaowei
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [4] Reconfigurable Router Design for Network-On-Chip
    Mathew, Minu
    Mugilan, D.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
  • [5] Savior: A Reliable Fault Resilient Router Architecture for Network-on-Chip
    Hussain, Ayaz
    Irfan, Muhammad
    Baloch, Naveed Khan
    Draz, Umar
    Ali, Tariq
    Glowacz, Adam
    Dunai, Larisa
    Antonino-Daviu, Jose
    ELECTRONICS, 2020, 9 (11) : 1 - 18
  • [6] Lightweight Network-on-Chip Router on Research and Design
    Du, Yi-Ran
    Li, Wei
    Dai, Zi-Bin
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 232 - 234
  • [7] Maximizing the Inner Resilience of a Network-on-Chip through Router Controllers Design
    Melo, Douglas R.
    Zeferino, Cesar A.
    Dilillo, Luigi
    Bezerra, Eduardo A.
    SENSORS, 2019, 19 (24)
  • [8] Resilient Reorder Buffer Design for Network-on-Chip
    Xu, Zheng
    Abraham, Jacob
    PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 92 - 97
  • [9] Multiplane virtual channel router for Network-on-Chip design
    Noh, Seongmin
    Ngo, Vu-Duc
    Jao, Haiyan
    Choi, Hae-Wook
    2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND ELECTRONICS, 2006, : 348 - +
  • [10] Design and implementation of congestion aware router for network-on-chip
    Balakrishnan, Melvin T.
    Venkatesh, T. G.
    Bhaskar, A. Vijaya
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 43 - 57