共 50 条
- [1] RevivePath: Resilient Network-on-Chip Design Through Data Path Salvaging of Router [J]. Journal of Computer Science and Technology, 2013, 28 : 1045 - 1053
- [3] A Resilient On-chip Router Design Through Data Path Salvaging [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
- [4] Mapping a pipelined data path onto a network-on-chip [J]. 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 178 - 185
- [5] Reconfigurable Router Design for Network-On-Chip [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
- [7] Pre-allocated path based low latency router architecture for network-on-chip [J]. Zheng, X.-F. (zhengxiaofu_1122@163.com), 2013, Science Press (35): : 341 - 348
- [8] Lightweight Network-on-Chip Router on Research and Design [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 232 - 234
- [10] Resilient Reorder Buffer Design for Network-on-Chip [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 92 - 97