Revive Path: Resilient Network-on-Chip Design Through Data Path Salvaging of Router

被引:2
|
作者
Han, Yin-He [1 ]
Liu, Cheng
Lu, Hang
Li, Wen-Bo
Zhang, Lei
Li, Xiao-Wei
机构
[1] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China
基金
中国国家自然科学基金;
关键词
Network-on-Chip; fault-tolerant; on-chip router; ROUTING ALGORITHM; FAULT; CHALLENGES; TOLERANCE; CHANNELS; ENERGY; TESTER;
D O I
10.1007/s11390-013-1396-3
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-Chip (NoC) with excellent scalability and high bandwidth has been considered to be the most promising communication architecture for complex integration systems. However, NoC reliability is getting continuously challenging for the shrinking semiconductor feature size and increasing integration density. Moreover, a single node failure in NoC might destroy the network connectivity and corrupt the entire system. Introducing redundancies is an efficient method to construct a resilient communication path. However, prior work based on redundancies, either results in limited reliability with coarse grain protection or involves even larger hardware overhead with fine grain. In this paper, we notice that data path such as links, buffers and crossbars in NoC can be divided into multiple identical parallel slices, which can be utilized as inherent redundancy to enhance reliability. As long as there is one fault-free slice left available, the proposed salvaging scheme named as Revive Path, can be employed to make the overall data path still functional. Furthermore, Revive Path uses the direct redundancy to protect the control path such as switch arbiter, routing computation, to provide a full fault-tolerant scheme to the whole router. Experimental results show that it achieves quite high reliability with graceful performance degradation even under high fault rate.
引用
收藏
页码:1045 / 1053
页数:9
相关论文
共 50 条
  • [1] RevivePath: Resilient Network-on-Chip Design Through Data Path Salvaging of Router
    Yin-He Han
    Cheng Liu
    Hang Lu
    Wen-Bo Li
    Lei Zhang
    Xiao-Wei Li
    [J]. Journal of Computer Science and Technology, 2013, 28 : 1045 - 1053
  • [2] RevivePath:Resilient Network-on-Chip Design Through Data Path Salvaging of Router
    韩银和
    刘成
    路航
    李文博
    张磊
    李晓维
    [J]. Journal of Computer Science & Technology, 2013, 28 (06) : 1045 - 1053
  • [3] A Resilient On-chip Router Design Through Data Path Salvaging
    Liu, Cheng
    Zhang, Lei
    Han, Yinhe
    Li, Xiaowei
    [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [4] Mapping a pipelined data path onto a network-on-chip
    Kubisch, Stephan
    Cornelius, Claas
    Hecht, Ronald
    Timmermarm, Dirk
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 178 - 185
  • [5] Reconfigurable Router Design for Network-On-Chip
    Mathew, Minu
    Mugilan, D.
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
  • [6] Savior: A Reliable Fault Resilient Router Architecture for Network-on-Chip
    Hussain, Ayaz
    Irfan, Muhammad
    Baloch, Naveed Khan
    Draz, Umar
    Ali, Tariq
    Glowacz, Adam
    Dunai, Larisa
    Antonino-Daviu, Jose
    [J]. ELECTRONICS, 2020, 9 (11) : 1 - 18
  • [7] Pre-allocated path based low latency router architecture for network-on-chip
    Zheng, Xiao-Fu
    Gu, Hua-Xi
    Yang, Yin-Tang
    Huang, Zhong-Fan
    [J]. Zheng, X.-F. (zhengxiaofu_1122@163.com), 2013, Science Press (35): : 341 - 348
  • [8] Lightweight Network-on-Chip Router on Research and Design
    Du, Yi-Ran
    Li, Wei
    Dai, Zi-Bin
    [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 232 - 234
  • [9] Maximizing the Inner Resilience of a Network-on-Chip through Router Controllers Design
    Melo, Douglas R.
    Zeferino, Cesar A.
    Dilillo, Luigi
    Bezerra, Eduardo A.
    [J]. SENSORS, 2019, 19 (24)
  • [10] Resilient Reorder Buffer Design for Network-on-Chip
    Xu, Zheng
    Abraham, Jacob
    [J]. PROCEEDINGS OF THE 2019 20TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2019, : 92 - 97