Horizontal InAs nanowire transistors grown on patterned silicon-on-insulator substratea

被引：0

作者：

张望 ^{[1
,2
]}

韩伟华 ^{[1
,2
]}

赵晓松 ^{[1
,2
]}

吕奇峰 ^{[1
,2
]}

季祥海 ^{[3
]}

杨涛 ^{[3
]}

杨富华 ^{[1
,2
,4
]}

机构：

[1] Engineering Research Center for Semiconductor Integrated Technology, Beijing Engineering Center of Semiconductor Micro-Nano Integrated Technology,Institute of Semiconductors, Chinese Academy of Sciences

[2] School of Electronic, Electrical, and Communication Engineering, University of Chinese Academy of Sciences

[3] Key Laboratory of Semiconductor Materials Science, Beijing Key Laboratory of Low Dimensional Semiconductor Materials and Devices,Institute of Semiconductors, Chinese Academy of Sciences

[4] State Key Laboratory for Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences

来源：

Chinese Physics B | 2017年 / 26卷 / 08期

基金：

中国国家自然科学基金;

关键词：

InAs nanowires; Si substrate; interdigital structure; MOSFET;

D O I：

暂无

中图分类号：

TN32 [半导体三极管（晶体管）];

学科分类号：

摘要：

High-density horizontal InAs nanowire transistors are fabricated on the interdigital silicon-on-insulator substrate.Hexagonal InAs nanowires are uniformly grown between face-to-face（111） vertical sidewalls of neighboring Si fingers by metal–organic chemical vapor deposition. The density of InAs nanowires is high up to 32 per group of silicon fingers,namely an average of 4 nanowires per micrometer. The electrical characteristics with a higher on/off current ratio of 2×10;are obtained at room temperature. The silicon-based horizontal InAs nanowire transistors are very promising for future high-performance circuits.

引用

页码：503 / 507

页数：5

共 50 条

[21] Fabrication of single-electron tunneling transistors with an electrically formed Coulomb island in a silicon-on-insulator nanowire
Kim, DH
Sung, SK
Kim, KR
Lee, JD
Park, BG
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2002, 20 (04): : 1410 - 1418
[22] GATE-OXIDE INTEGRITY OF SILICON-ON-INSULATOR TRANSISTORS
KAMINS, TI
ELECTRONICS LETTERS, 1987, 23 (04) : 175 - 176
[23] Impact of scaling on thermal behavior of silicon-on-insulator transistors
Etessam-Yazdani, Keivan
Hussin, Rozana
Asheghi, Mehdi
2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 1257 - +
[24] Room-Temperature InGaAs Nanowire Array Band-Edge Lasers on Patterned Silicon-on-Insulator Platforms
Kim, Hyunseok
Lee, Wook-Jae
Chang, Ting-Yuan
Huffaker, Diana L.
PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2019, 13 (03):
[25] Large-area single-crystal indium phosphide laterally grown on patterned silicon-on-insulator
Li, Jie
Xue, Ying
Xu, Ke
Xing, Zengshan
Wong, Kam Sing
Lau, Kei May
APL MATERIALS, 2024, 12 (11):
[26] Fabrication of GaN on patterned silicon-on-insulator by epitaxial lateral overgrowth
Zhang, Bo
Chen, Jing
Wei, Xing
Wu, Ai-Min
Xue, Zhong-Ying
Luo, Jie-Xin
Wang, Xi
Zhang, Miao
Gongneng Cailiao/Journal of Functional Materials, 2010, 41 (07): : 1208 - 1210
[27] Growth kinetics of Si on fullsheet, patterned and silicon-on-insulator substrates
Hartmann, JM
Abbadie, A
Vinet, M
Clavelier, L
Holliger, P
Lafond, D
Séméria, MN
Gentile, P
JOURNAL OF CRYSTAL GROWTH, 2003, 257 (1-2) : 19 - 30
[28] Recent progresses of silicon-on-insulator nanowire waveguides and related devices
Xu, Xue-Jun
Yu, Jin-Zhong
Chen, Shao-Wu
Bandaoti Guangdian/Semiconductor Optoelectronics, 2007, 28 (01): : 5 - 9
[29] Identifying the Vaccinia Virus with the Use of a Nanowire Silicon-on-Insulator Biosensor
V. M. Generalov
O. V. Naumova
S. A. P’yankov
I. V. Kolosova
A. S. Safatov
B. N. Zaitsev
E. G. Zaitseva
G. A. Buryak
A. A. Cheremiskina
N. A. Filatova
A. L. Aseev
Optoelectronics, Instrumentation and Data Processing, 2021, 57 : 37 - 43
[30] Comparative Study of Losses in Ultrasharp Silicon-on-Insulator Nanowire Bends
Sheng, Zhen
Dai, Daoxin
He, Sailing
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2009, 15 (05) : 1406 - 1412

← 1 2 3 4 5 →