Metastable Electron Traps in Modified Silicon-on-Insulator Wafer

被引:0
|
作者
戴丽华 [1 ,2 ]
毕大炜 [1 ]
张正选 [1 ]
解鑫 [1 ,2 ]
胡志远 [1 ]
黄辉祥 [3 ]
邹世昌 [1 ]
机构
[1] State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences
[2] University of Chinese Academy of Sciences
[3] Information Engineering College, Jimei University
基金
中国国家自然科学基金;
关键词
SOI; Si; Metastable Electron Traps in Modified Silicon-on-Insulator Wafer;
D O I
暂无
中图分类号
TN304.12 [];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ;
摘要
We perform the total ionizing radiation and electrical stress experiments to investigate the electrical characteristics of the modified silicon-on-insulator(SOI) wafers under different Si ion implantation conditions. It is confirmed that Si implantation into the buried oxide can create deep electron traps with large capture cross section to effectively improve the antiradiation capability of the SOI device. It is first proposed that the metastable electron traps accompanied with Si implantation can be avoided by adjusting the peak location of the Si implantation reasonably.
引用
收藏
页码:91 / 94
页数:4
相关论文
共 50 条
  • [41] SILICON-ON-INSULATOR TECHNOLOGY
    PARTRIDGE, SL
    IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1986, 133 (03): : 66 - 76
  • [42] Silicon-on-insulator technology
    Colinge, JP
    Bower, RW
    MRS BULLETIN, 1998, 23 (12) : 13 - 15
  • [43] SILICON-ON-INSULATOR TECHNOLOGY
    CHEN, CE
    HARD, R
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C456 - C456
  • [44] Silicon-on-insulator breakthrough
    Erickson, J
    DR DOBBS JOURNAL, 1998, 23 (10): : 16 - 16
  • [45] Performance enhancement of Pirani gauge on silicon-on-insulator wafer with simple fabrication process
    Lee, Dongjin
    Noh, Youngwook
    Park, Sungsik
    Kumar, Manoj
    Cho, Young Seek
    SENSORS AND ACTUATORS A-PHYSICAL, 2017, 263 : 264 - 268
  • [46] Highly sensitive analytical method for metallic impurities in the thin silicon layer of silicon-on-insulator wafer
    Kodate, J.
    Machida, K.
    Imai, K.
    Tanaka, M.
    Yabumoto, N.
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1997, 15 (01):
  • [47] Traps at the bonded SI/SIO2 interface in silicon-on-insulator structures
    Antonova, IV
    Stano, J
    Nikolaev, DV
    Naumova, OV
    Popov, VP
    Skuratov, VA
    SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 64 - 69
  • [48] Varifocal Micromirror Integrated With Comb-Drive Scanner on Silicon-on-Insulator Wafer
    Sasaki, Takashi
    Hane, Kazuhiro
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2012, 21 (04) : 971 - 980
  • [49] PROPERTIES OF ULTRA-THIN WAFER-BONDED SILICON-ON-INSULATOR MOSFETS
    MAZHARI, B
    CRISTOLOVEANU, S
    IOANNOU, DE
    CAVIGLIA, AL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (06) : 1289 - 1295
  • [50] Molecular modulation of conductivity on chemically modified silicon-on-insulator substrates
    Lopinski, Gregory
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2014, 247