Subthreshold current model of fully depleted dual material gate SOI MOSFET

被引：0
|
作者：
苏军 [1 ]
李尊朝 [2 ]
张莉丽 [1 ]
机构：
[1] School of Computer Science,Xi'an Polytechnic University
[2] School of Electronics and Information Engineering,Xi'an Jiaotong University
来源：
Academic Journal of Xi'an Jiaotong University | 2007年 / 02期
基金：
中国国家自然科学基金;
关键词：
asymmetrical halo; dual material gate; subthreshold current;
D O I：
暂无
中图分类号：
TN386.1 [金属-氧化物-半导体（MOS）器件];
学科分类号：
0805 ; 080501 ; 080502 ; 080903 ;
摘要：
Dual material gate SOI MOSFET with asymmetrical halo can suppress short channel effect and increase carriers transport efficiency. The analytical model of its subthreshold drain current is derived based on the explicit solution of two-dimensional Poisson’s equation in the depletion region. The model takes into consideration the channel length modulation effect and the contribution of the back channel current component. Its validation is verified by comparision with two dimensional device simulator MEDICI.
引用
收藏
页码：135 / 137 +171
页数：4
相关论文
共 50 条
  • [41] Modeling of Threshold Voltage for 3D Double Gate Fully Depleted SOI MOSFET
    Goel, Neha
    Pandey, Manoj Kumar
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 816 - 819
  • [42] Analytical model for the threshold voltage of dual material gate (DMG) partially depleted SOI MOSFET and evidence for reduced short-channel effects
    Kumar, MJ
    Reddy, GV
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1204 - 1207
  • [43] Recombination current modeling and carrier lifetime extraction in dual-gate fully-depleted SOI devices
    Ernst, T
    Cristoloveanu, S
    Vandooren, A
    Rudenko, T
    Colinge, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1503 - 1509
  • [44] An alternative gate electrode material of fully depleted SOI CMOS for low power applications
    Hsiao, TC
    Wang, AW
    Saraswat, K
    Woo, JCS
    1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 20 - 21
  • [45] Impact of Oxide Trap Charge on Performance of Strained Fully Depleted SOI Metal-Gate MOSFET
    Yeh, W. K.
    Wang, C. C.
    Hsu, C. W.
    Fang, Y. K.
    Wu, S. M.
    Ou, C. C.
    Lin, C. L.
    Gan, K. J.
    Weng, C. J.
    Chen, P. Y.
    Yuan, J. S.
    Liou, J. J.
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 197 - +
  • [46] Molecular Sensing Using Monolayer Floating Gate, Fully Depleted SOI MOSFET Acting as an Exponential Transducer
    Takulapalli, Bharath R.
    ACS NANO, 2010, 4 (02) : 999 - 1011
  • [47] Stability and reliability of fully-depleted SOI MOSFET's
    Tsuchiya, T
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 16 - 27
  • [48] Compact Modeling for Submicron Fully Depleted SOI MOSFET's
    Remmouche, R.
    Boutaoui, N.
    Bouridah, H.
    ACTA PHYSICA POLONICA A, 2012, 121 (01) : 190 - 192
  • [49] Compact physical Modeling of fully-depleted SOI MOSFET
    Zebrev, G. I.
    Gorbunov, M. S.
    MICRO- AND NANOELECTRONICS 2005, 2006, 6260
  • [50] A continuous compact MOSFET model for fully- and partially-depleted SOI devices
    Sleight, JW
    Rios, R
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) : 821 - 825
12345