A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures

被引：0

作者：

马飞 ^{[1
]}

刘红侠 ^{[1
]}

匡潜玮 ^{[1
]}

樊继斌 ^{[1
]}

机构：

[1] Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Material and Devices,School of Microelectronics,Xidian University

来源：

Chinese Physics B | 2012年 / 05期

基金：

中央高校基本科研业务费专项资金资助; 中国国家自然科学基金;

关键词：

threshold voltage; high-k gate dielectric; fringing-induced barrier lowering; short channel effect;

D O I：

暂无

中图分类号：

TN386.1 [金属-氧化物-半导体（MOS）器件];

学科分类号：

0805 ; 080501 ; 080502 ; 080903 ;

摘要：

We investigate the influence of voltage drop across the lightly doped drain(LDD) region and the built-in potential on MOSFETs,and develop a threshold voltage model for high-k gate dielectric MOSFETs with fully overlapped LDD structures by solving the two-dimensional Poisson’s equation in the silicon and gate dielectric layers.The model can predict the fringing-induced barrier lowering effect and the short channel effect.It is also valid for non-LDD MOSFETs.Based on this model,the relationship between threshold voltage roll-off and three parameters,channel length,drain voltage and gate dielectric permittivity,is investigated.Compared with the non-LDD MOSFET,the LDD MOSFET depends slightly on channel length,drain voltage,and gate dielectric permittivity.The model is verified at the end of the paper.

引用

页码：600 / 605

页数：6

共 50 条

[1] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
Ma Fei
Liu Hong-Xia
Kuang Qian-Wei
Fan Ji-Bin
[J]. CHINESE PHYSICS B, 2012, 21 (05)
[2] High frequency noise in fully overlapped lightly doped drain MOSFETs
Kumar, A
Haldar, S
Gupta, M
Gupta, RS
[J]. MICROELECTRONIC ENGINEERING, 2003, 65 (03) : 249 - 257
[3] A Compact Threshold-Voltage Model of MOSFETs with Stack High-k Gate Dielectric
Ji, F.
Xu, J. P.
Chen, J. J.
Xu, H. X.
Li, C. X.
Lai, P. T.
[J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 236 - +
[4] Threshold voltage model for MOSFETs with high-K gate dielectrics
Liu, XY
Kang, JF
Sun, L
Han, RQ
Wang, YY
[J]. IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272
[5] A New Threshold Voltage and Drain Current Model for Lightly/Heavily Doped Surrounding Gate MOSFETs
Dutta, Pradipta
Syamal, Binit
Koley, Kalyan
Mohankumar, N.
Sarkar, C. K.
[J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2015, 12 (09) : 2515 - 2522
[6] A new analytical threshold voltage model for symmetrical double-gate MOSFETs with high-k gate dielectrics
Chiang, T. K.
Chen, M. L.
[J]. SOLID-STATE ELECTRONICS, 2007, 51 (03) : 387 - 393
[7] Drain Current - Drain Voltage Relation for MOSFETs with High-k Gate Stacks
Kar, Samares
[J]. PHYSICS AND TECHNOLOGY OF HIGH-K MATERIALS 9, 2011, 41 (03): : 389 - 400
[8] 2D threshold-voltage model for high-k gate-dielectric MOSFETs
Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China
不详
[J]. Pan Tao Ti Hsueh Pao, 2006, 10 (1725-1731):
[9] An analytical surface potential and threshold voltage model of fully depleted strained-SOI MOSFETs in Nanoscale with high-k gate oxide
Pradhan, Kumar Prasannajit
Mohapatra, Sushanta Kumar
Sahu, Prasanna Kumar
[J]. 2012 1ST INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2012,
[10] Analytical threshold voltage model for lightly doped short-channel tri-gate MOSFETs
Tsormpatzoglou, A.
Tassis, D. H.
Dimitriadis, C. A.
Ghibaudo, G.
Collaert, N.
Pananakakis, G.
[J]. SOLID-STATE ELECTRONICS, 2011, 57 (01) : 31 - 34

← 1 2 3 4 5 →