A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures

被引：0

作者：

马飞 ^{[1
]}

刘红侠 ^{[1
]}

匡潜玮 ^{[1
]}

樊继斌 ^{[1
]}

机构：

[1] Key Laboratory of Ministry of Education for Wide Band-Gap Semiconductor Material and Devices,School of Microelectronics,Xidian University

来源：

Chinese Physics B | 2012年 / 05期

基金：

中央高校基本科研业务费专项资金资助; 中国国家自然科学基金;

关键词：

threshold voltage; high-k gate dielectric; fringing-induced barrier lowering; short channel effect;

D O I：

暂无

中图分类号：

TN386.1 [金属-氧化物-半导体（MOS）器件];

学科分类号：

0805 ; 080501 ; 080502 ; 080903 ;

摘要：

We investigate the influence of voltage drop across the lightly doped drain(LDD) region and the built-in potential on MOSFETs,and develop a threshold voltage model for high-k gate dielectric MOSFETs with fully overlapped LDD structures by solving the two-dimensional Poisson’s equation in the silicon and gate dielectric layers.The model can predict the fringing-induced barrier lowering effect and the short channel effect.It is also valid for non-LDD MOSFETs.Based on this model,the relationship between threshold voltage roll-off and three parameters,channel length,drain voltage and gate dielectric permittivity,is investigated.Compared with the non-LDD MOSFET,the LDD MOSFET depends slightly on channel length,drain voltage,and gate dielectric permittivity.The model is verified at the end of the paper.

引用

页码：600 / 605

页数：6

共 50 条

[41] Compact modeling of the effects of parasitic internal fringe capacitance on the threshold voltage of high-k gate-dielectric nanoscale SOI MOSFETs
Kumar, MJ
Gupta, SK
Venkataraman, V
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 706 - 711
[42] An Analytical Threshold Voltage Model of Strained Surrounding-gate MOSFETs
Liu, Yao
Li, Zunchao
[J]. 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 25 - 27
[43] High-k Gate Dielectric MOSFETs: Meeting the Challenges of Characterization and Modeling
De Souza, M. M.
Sicre, S. B. F.
Casterman, D.
[J]. SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 11, 2011, 35 (04): : 563 - 580
[44] Simulation of Silicon FETs with a Fully Enclosed Gate with a High-k Gate Dielectric
Masalskii N.V.
[J]. Russian Microelectronics, 2023, 52 (04) : 228 - 232
[45] New analytical threshold voltage model for halo-doped cylindrical surrounding-gate MOSFETs
李聪
庄奕琪
韩茹
[J]. Journal of Semiconductors, 2011, (07) : 20 - 27
[46] New analytical threshold voltage model for halo-doped cylindrical surrounding-gate MOSFETs
Li Cong
Zhuang Yiqi
Han Ru
[J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (07)
[47] A carrier-mobility model for high-k gate-dielectric Ge MOSFETs with metal gate electrode
Xu, J. P.
Xiao, X.
Lai, P. T.
[J]. MICROELECTRONICS RELIABILITY, 2010, 50 (08) : 1081 - 1086
[48] The impact of high-k gate dielectric and FIBL on performance of nano DG-MOSFETs with underlapped source/drain regions
Charmi, Morteza
Mashayekhi, Hamid R.
Orouji, Ali A.
[J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (01) : 307 - 312
[49] The impact of high-k gate dielectric and FIBL on performance of nano DG-MOSFETs with underlapped source/drain regions
Morteza Charmi
Hamid R. Mashayekhi
Ali A. Orouji
[J]. Journal of Computational Electronics, 2014, 13 : 307 - 312
[50] Unified analytical threshold voltage model for non-uniformly doped dual metal gate fully depleted silicon-on-insulator MOSFETs
Rao, Rathnamala
Katti, Guruprasad
Havaldar, Dnyanesh S.
DasGupta, Nandita
DasGupta, Amitava
[J]. SOLID-STATE ELECTRONICS, 2009, 53 (03) : 256 - 265

← 1 2 3 4 5 →