PDSOI DTMOS for analog and RF application

被引：0
|
作者：
王一奇 [1 ,2 ]
刘梦新 [1 ,2 ]
毕津顺 [1 ,2 ]
韩郑生 [1 ,2 ]
机构：
[1] Institute of Microelectronics,Chinese Academy of Sciences
[2] Key Laboratory of Microelectronics Devices ＆ Integrated Technology,Chinese Academy of Sciences
来源：
半导体学报 | 2011年 / 32卷 / 05期
关键词：
silicon-on-insulator; dynamic threshold voltage; analog and RF characteristics;
D O I：
暂无
中图分类号：
TN405 [制造工艺];
学科分类号：
080903 ; 1401 ;
摘要：
Based on the platform of 0.35μm PDSOI CMOS process technology,the partially depleted siliconon -insulator dynamic threshold voltage（PDSOI DT） NMOS with an H-gate was implemented.The analog characteristics and RF characteristics of the gate-body contacted dynamic threshold voltage H-gate NMOS and conventional H-gate NMOS were performed and compared.Furthermore,the fundamental operation principle and physical mechanism of the PDSOI H-gate DTMOS compared with the conventional H-gate NMOS are analyzed in detail.The results indicate that the cutoff frequency can reach 40 GHz and the maximum oscillation frequency 29.43 GHz as V;= 0.7 V and V;= 1V.
引用
收藏
页码：52 / 56
页数：5
相关论文
共 50 条
  • [41] A hierarchy in mutation of genetic algorithm and its application to multi-objective analog/RF circuit optimization
    Satyabrata Dash
    Deepak Joshi
    Ayushparth Sharma
    Gaurav Trivedi
    Analog Integrated Circuits and Signal Processing, 2018, 94 : 27 - 47
  • [42] Analog RF and mm-Wave Design Tradeoff in UTBB FDSOI: Application to a 35 GHz LNA
    El Ghouli, Salim
    Grabinski, Wladyslaw
    Sallese, Jean Michel
    Juge, Andre
    Lallement, Christophe
    PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 57 - 62
  • [43] Design and Analysis of Ferro Electric-Tunneling Junction-VTFET for RF/Analog and Linear Application
    Shailendra Singh
    Silicon, 2022, 14 : 12869 - 12880
  • [44] Design and Analysis of Ferro Electric-Tunneling Junction-VTFET for RF/Analog and Linear Application
    Singh, Shailendra
    SILICON, 2022, 14 (18) : 12869 - 12880
  • [45] Multi-objective Hybrid Particle Swarm Optimization and its Application to Analog and RF Circuit Optimization
    Joshi, Deepak
    Dash, Satyabrata
    Reddy, Sushanth
    Manigilla, Rahul
    Trivedi, Gaurav
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (08) : 4443 - 4469
  • [46] CMOS technology characterization for analog and RF design
    Razavi, B
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 23 - 30
  • [47] CMOS technology characterization for analog and RF design
    Razavi, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 268 - 276
  • [48] Analog RF model development with Verilog-A
    Troyanovsky, B
    O'Halloran, P
    Mierzwinski, M
    2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 287 - 290
  • [49] LDMOS modeling for analog and RF circuit design
    Canepari, A
    Bertrand, G
    Giry, A
    Minondo, M
    Blanchet, F
    Jaouen, H
    Reynard, B
    Jourdan, N
    Chante, JP
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 469 - 472
  • [50] Low Power Nanoscale RF/Analog MOSFETs
    Ghoshi, Dipankar
    Parihar, Mukta Singh
    Armstrong, G. Alastair
    Kranti, Abhinav
    2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,
12345