Low Power Nanoscale RF/Analog MOSFETs

被引：0
|
作者：
Ghoshi, Dipankar [1 ]
Parihar, Mukta Singh [1 ]
Armstrong, G. Alastair [2 ]
Kranti, Abhinav [1 ]
机构：
[1] Indian Inst Technol Indore, Low Power Nanoelect Res Grp, Indore 452017, Madhya Pradesh, India
[2] Queens Univ Belfast, Sch Electron, Elect Engn & Comp Sci, Belfast BT7 1NN, Antrim, North Ireland
来源：
2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO) | 2012年
关键词：
Low power; Analog/RF; Linearity; Double Gate MOSFET; PERFORMANCE; IMPACT;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The present work reports on the substantial benefits of underlap SourcelDrain (SID) design in moderately inverted nanoscale MOSFETs to significantly enhance key analog/RF performance metrics. It is demonstrated that underlap SID design alleviates the inherent trade-ofrs between bandwidth, gain and linearity for low power RF CMOS nanodevices. Optimal underlap region parameters are identified and design trade-ofrs examined. The results are significant for RFICs with nanoscale MOSFETs in emerging technologies.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Optimizing Nanoscale MOSFET Architecture for Low Power Analog/RF Applications
    Ghosh, Dipankar
    Parihar, Mukta Singh
    Kranti, Abhinav
    PROCEEDINGS OF THE 2013 IEEE 5TH INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC), 2013, : 22 - 23
  • [2] Underlap Channel UTBB MOSFETs for Low-Power Analog/RF Applications
    Kranti, A.
    Burignat, S.
    Raskin, J. -P.
    Armstrong, G. A.
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 173 - +
  • [3] Nanoscale MOSFET Modeling for the Design of Low-power Analog and RF Circuits
    Enz, Christian
    Pezzotta, Alessandro
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 21 - 26
  • [4] Device Design Engineering for Optimum Analog/RF Performance of Nanoscale DG MOSFETs
    Sharma, Rupendra Kumar
    Bucher, Matthias
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (05) : 992 - 998
  • [5] Optimization of the device design technologies for analog/RF performance of nanoscale DG MOSFETs
    Sharma, Rupendra Kumar
    Bucher, Matthias
    NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 27 - 30
  • [6] Impact of channel doping and spacer architecture on analog/RF performance of low power junctionless MOSFETs
    Ghosh, Dipankar
    Kranti, Abhinav
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2015, 30 (01)
  • [7] Low-power tunable analog circuit blocks based on nanoscale double-gate MOSFETs
    Kaya, Savas
    Hamed, Hesham F. A.
    Starzyk, Janusz A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (07) : 571 - 575
  • [8] RF Performance of Ultra Low Power Junctionless MOSFETs
    Ghosh, Dipankar
    Parihar, Mukta Singh
    Kranti, Abhinav
    2013 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC 2013), 2013, : 787 - 789
  • [9] RF POWER MOSFETS
    GRANBERG, H
    ELECTRONIC PRODUCTS MAGAZINE, 1983, 26 (09): : 59 - 62
  • [10] RF and Low Power Analog Design for RFID
    Barnett, Raymond
    ANALOG CIRCUIT DESIGN: ROBUST DESIGN, SIGMA DELTA CONVERTERS, RFID, 2011, : 289 - 311
12345