CSDSE: An efficient design space exploration framework for deep neural network accelerator based on cooperative search

被引:0
|
作者
Feng, Kaijie [1 ]
Fan, Xiaoya [1 ]
An, Jianfeng [1 ]
Wang, Haoyang [1 ]
Li, Chuxi [1 ]
机构
[1] Northwestern Polytech Univ, Sch Comp Sci, 1 Dongxiang Rd, Xian 710000, Shaanxi, Peoples R China
关键词
Design space exploration; Deep neural network accelerator; Design Automation; Reinforcement Learning;
D O I
10.1016/j.neucom.2025.129366
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The design and optimization of deep neural network accelerators necessitates thoughtful consideration of numerous design parameters and various resource/physical constraints that render their design spaces massive in scale and complex in distribution. When faced with these massive and complex design spaces, previous works on design space exploration confront the exploration-exploitation dilemma, struggling to concurrently ensure optimization efficiency and stability. To address the exploration-exploitation dilemma, we present a novel design space exploration method entitled CSDSE. CSDSE implements heterogeneous agents separately accountable for exploration or exploitation to cooperatively search the design space. In order to enable CSDSE to adapt design spaces with various space distributions and expanding scales, we extend CSDSE with mechanism of adaptive agent organization and multi-scale search. Furthermore, we introduce a weighted compact buffer that encourages agents to search in diverse directions and bolsters their global exploration ability. CSDSE is implemented to optimize accelerator design. Compared to former DSE methods, it achieves latency speedups of up to 15.68x and energy-delay-product reductions of up to 16.22x under different constraint scenarios.
引用
收藏
页数:20
相关论文
共 50 条
  • [1] CSDSE: Apply Cooperative Search to Solve the Exploration-Exploitation Dilemma of Design Space Exploration
    Feng, Kaijie
    Fan, Xiaoya
    An, Jianfeng
    Wang, Haoyang
    Li, Chuxi
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2023, PT IV, 2024, 14490 : 1 - 23
  • [2] ACCDSE: A Design Space Exploration Framework for Convolutional Neural Network Accelerator
    Li, Zhisheng
    Wang, Lei
    Dou, Qiang
    Tang, Yuxing
    Guo, Shasha
    Zhou, Haifang
    Lu, Wenyuan
    COMPUTER ENGINEERING AND TECHNOLOGY, NCCET 2017, 2018, 600 : 22 - 34
  • [3] Design space exploration of neural network accelerator based on transfer learning
    吴豫章
    ZHI Tian
    SONG Xinkai
    LI Xi
    HighTechnologyLetters, 2023, 29 (04) : 416 - 426
  • [4] Design space exploration of neural network accelerator based on transfer learning
    Wu Y.
    Zhi T.
    Song X.
    Li X.
    High Technology Letters, 2023, 29 (04) : 416 - 426
  • [5] Design Space Exploration for YOLO Neural Network Accelerator
    Huang, Hongmin
    Liu, Zihao
    Chen, Taosheng
    Hu, Xianghong
    Zhang, Qiming
    Xiong, Xiaoming
    ELECTRONICS, 2020, 9 (11) : 1 - 15
  • [6] GANDSE: Generative Adversarial Network-based Design Space Exploration for Neural Network Accelerator Design
    Feng, Lang
    Liu, Wenjian
    Guo, Chuliang
    Tang, Ke
    Zhuo, Cheng
    Wang, Zhongfeng
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (03)
  • [7] An Energy-Efficient Deep Neural Network Accelerator Design
    Jung, Jueun
    Lee, Kyuho Jason
    2020 54TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2020, : 272 - 276
  • [8] Design of an Efficient Deep Neural Network Accelerator Based on Block Posit Number Representation
    Hsiao, Shen-Fu
    Lin, Sin-Chen
    Chen, Guan-Lin
    Yang, Shih-Hua
    Yuan, Yen-Che
    Chen, Kun-Chih
    2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [9] Design framework for an energy-efficient binary convolutional neural network accelerator based on nonvolatile logic
    Suzuki, Daisuke
    Oka, Takahiro
    Tamakoshi, Akira
    Takako, Yasuhiro
    Hanyu, Takahiro
    IEICE NONLINEAR THEORY AND ITS APPLICATIONS, 2021, 12 (04): : 695 - 710
  • [10] A Design Framework for Neural Network Architecture Exploration
    Spader Simon, Luis Antonio
    Soares, Lucas
    Abreu, Brunno
    Grellert, Mateus
    15TH IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS 2024, 2024, : 276 - 280