Physically Secure Logic Locking With Nanomagnet Logic

被引:0
|
作者
Edwards, Alexander J. [1 ]
Hassan, Naimul [1 ]
Arzate, Jared D. [2 ]
Chin, Alexander N. [1 ]
Bhattacharya, Dhritiman [3 ]
Shihab, Mustafa M. [1 ]
Zhou, Peng [1 ]
Hu, Xuan [1 ]
Atulasimha, Jayasimha
Makris, Yiorgos [1 ]
Friedman, Joseph S. [1 ]
机构
[1] Univ Texas Dallas, Dept Elect & Comp Engn, Richardson, TX 75080 USA
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Virginia Commonwealth Univ, Dept Mech & Nucl Engn, Richmond, VA 23284 USA
关键词
Logic; Security; Nonvolatile memory; Integrated circuits; Foundries; Logic gates; Layout; Boolean satisfiability (SAT) attacks; hardware security; logic locking; nanomagnet logic (NML); perpendicular magnetic anisotropy (PMA); physical security; polymorphic logic; satisfiability; RELIABILITY;
D O I
10.1109/TCAD.2024.3434362
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Securing integrated circuits against counterfeiting through logic locking presents the fundamental challenge of protecting a locking key from physical, Boolean satisfiability (SAT)-based, and structural threats. Prior research has mainly focused on enhancing logic locking to thwart SAT-based and structural attacks but overlooked the necessity of robust physical security. Our work introduces a novel approach: a logic locking scheme utilizing the nonvolatile properties of nanomagnet logic (NML) to provide comprehensive protection. Polymorphic NML minority gates along with conventional locking techniques fortify the locking key against SAT-based and structural threats, while a protective shield, inducing strain in the nanomagnets, offers physical security via a self-destruct mechanism. Although the NML system improves physical security and preserves security against SAT-based and structural attacks, it suffers from drawbacks related to limited reliability and speed, which result in a notable security overhead cost. Consequently, we propose a hybrid CMOS/NML logic locking approach in which NML islands are integrated into a predominantly CMOS-based system. This hybrid solution continues to deliver security against physical, SAT-based, and the known structural attacks while minimizing the associated overhead. We evaluate the security of such hybrid systems against conventional and physically enhanced SAT attacks. The hybrid logic systems are found to retain the security against conventional SAT-based attacks. We further find that these hybrid logic systems are also robust to physically enhanced SAT attacks in which the attacker has access to all internal electrical signals. These hybrid logic systems are thus shown to provide security against all known physical attacks as well as SAT-based attacks, with minimal efficiency tradeoffs resulting from the use of emerging technologies.
引用
收藏
页码:105 / 118
页数:14
相关论文
共 50 条
  • [41] LOOPLock: Logic Optimization-Based Cyclic Logic Locking
    Chiang, Hsiao-Yu
    Chen, Yung-Chih
    Ji, De-Xuan
    Yang, Xiang-Min
    Lin, Chia-Chun
    Wang, Chun-Yao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) : 2178 - 2191
  • [42] On Improving the Security of Logic Locking
    Yasin, Muhammad
    Rajendran, Jeyavijayan
    Sinanoglu, Ozgur
    Karri, Ramesh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (09) : 1411 - 1424
  • [43] Nanomagnet Logic Gate With Programmable-Electrical Input
    Siddiq, Mohammad Abu Jafar
    Butler, Katherine
    Dey, Himadri
    Shah, Faisal Ahmed
    Li, Peng
    Varga, Edit
    Orlov, Alexei
    Csaba, Gyorgy
    Niemier, Michael
    Porod, Wolfgang
    Bernstein, Gary Hirshon
    IEEE TRANSACTIONS ON MAGNETICS, 2014, 50 (11)
  • [44] Cellular Automata Designs for Out of Plane Nanomagnet Logic
    Haughan, Kevin
    Niemier, Michael T.
    Porod, Wolfgang
    Csaba, Gyoergy
    2014 INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE), 2014,
  • [45] Error analysis for ultra dense nanomagnet logic circuits
    Shah, Faisal A. (fshah@nd.edu), 1600, American Institute of Physics Inc. (117):
  • [46] On-Chip Clocking of Nanomagnet Logic Lines and Gates
    Alam, Mohammad Tanvir
    Kurtz, Steven J.
    Siddiq, Mohammad Abu Jafar
    Niemier, Michael T.
    Bernstein, Gary H.
    Hu, Xiaobo Sharon
    Porod, Wolfgang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (02) : 273 - 286
  • [47] Majority Voter Full Characterization for Nanomagnet Logic Circuits
    Vacca, Marco
    Graziano, Mariagrazia
    Zamboni, Maurizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (05) : 940 - 947
  • [48] A Nanomagnet Logic Field-Coupled Electrical Input
    Siddiq, Mohammad A.
    Niemier, Michael T.
    Csaba, Gyoergy
    Orlov, Alexei O.
    Hu, Xiaobo Sharon
    Porod, Wolfgang
    Bernstein, Gary H.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (05) : 734 - 742
  • [49] CoLA: Convolutional Neural Network Model for Secure Low Overhead Logic Locking Assignment
    Aghamohammadi, Yeganeh
    Rezaei, Amin
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 339 - 344
  • [50] Valkyrie: Vulnerability Assessment Tool and Attack for Provably-Secure Logic Locking Techniques
    Limaye, Nimisha
    Patnaik, Satwik
    Sinanoglu, Ozgur
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2022, 17 : 744 - 759