Physically Secure Logic Locking With Nanomagnet Logic

被引:0
|
作者
Edwards, Alexander J. [1 ]
Hassan, Naimul [1 ]
Arzate, Jared D. [2 ]
Chin, Alexander N. [1 ]
Bhattacharya, Dhritiman [3 ]
Shihab, Mustafa M. [1 ]
Zhou, Peng [1 ]
Hu, Xuan [1 ]
Atulasimha, Jayasimha
Makris, Yiorgos [1 ]
Friedman, Joseph S. [1 ]
机构
[1] Univ Texas Dallas, Dept Elect & Comp Engn, Richardson, TX 75080 USA
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Virginia Commonwealth Univ, Dept Mech & Nucl Engn, Richmond, VA 23284 USA
关键词
Logic; Security; Nonvolatile memory; Integrated circuits; Foundries; Logic gates; Layout; Boolean satisfiability (SAT) attacks; hardware security; logic locking; nanomagnet logic (NML); perpendicular magnetic anisotropy (PMA); physical security; polymorphic logic; satisfiability; RELIABILITY;
D O I
10.1109/TCAD.2024.3434362
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Securing integrated circuits against counterfeiting through logic locking presents the fundamental challenge of protecting a locking key from physical, Boolean satisfiability (SAT)-based, and structural threats. Prior research has mainly focused on enhancing logic locking to thwart SAT-based and structural attacks but overlooked the necessity of robust physical security. Our work introduces a novel approach: a logic locking scheme utilizing the nonvolatile properties of nanomagnet logic (NML) to provide comprehensive protection. Polymorphic NML minority gates along with conventional locking techniques fortify the locking key against SAT-based and structural threats, while a protective shield, inducing strain in the nanomagnets, offers physical security via a self-destruct mechanism. Although the NML system improves physical security and preserves security against SAT-based and structural attacks, it suffers from drawbacks related to limited reliability and speed, which result in a notable security overhead cost. Consequently, we propose a hybrid CMOS/NML logic locking approach in which NML islands are integrated into a predominantly CMOS-based system. This hybrid solution continues to deliver security against physical, SAT-based, and the known structural attacks while minimizing the associated overhead. We evaluate the security of such hybrid systems against conventional and physically enhanced SAT attacks. The hybrid logic systems are found to retain the security against conventional SAT-based attacks. We further find that these hybrid logic systems are also robust to physically enhanced SAT attacks in which the attacker has access to all internal electrical signals. These hybrid logic systems are thus shown to provide security against all known physical attacks as well as SAT-based attacks, with minimal efficiency tradeoffs resulting from the use of emerging technologies.
引用
收藏
页码:105 / 118
页数:14
相关论文
共 50 条
  • [21] Evolution of Logic Locking
    Yasin, Muhammad
    Sinanoglu, Ozgur
    2017 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2017, : 237 - 242
  • [22] Magnetic-Electrical Interface for Nanomagnet Logic
    Liu, Shiliang
    Hu, Xiaobo Sharon
    Nahas, Joseph J.
    Niemier, Michael T.
    Porod, Wolfgang
    Bernstein, Gary H.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (04) : 757 - 763
  • [23] On-Chip Clocking for Nanomagnet Logic Devices
    Alam, Mohmmad Tanvir
    Siddiq, Mohammad Jafar
    Bernstein, Gary H.
    Niemier, Michael
    Porod, Wolfgang
    Hu, Xiaobo Sharon
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2010, 9 (03) : 348 - 351
  • [24] Behavior of Nanomagnet Logic in the Presence of Thermal Noise
    Csaba, Gyoergy
    Porod, Wolfgang
    2010 14TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE 2010), 2010, : 311 - 314
  • [25] Shape Engineering for Controlled Switching With Nanomagnet Logic
    Niemier, Michael T.
    Varga, Edit
    Bernstein, Gary H.
    Porod, Wolfgang
    Alam, Mohmmad Tanvir
    Dingler, Aaron
    Orlov, Alexei
    Hu, Xiaobo Sharon
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (02) : 220 - 230
  • [26] Contiguous clock lines for pipelined nanomagnet logic
    Katherine C. Butler
    Gary H. Bernstein
    Gyorgy Csaba
    Wolfgang Porod
    X. Sharon Hu
    Michael Niemier
    Journal of Computational Electronics, 2014, 13 : 763 - 768
  • [27] Design of a Systolic Pattern Matcher for Nanomagnet Logic
    Ju, Xueming
    Becherer, Markus
    Lugli, Paolo
    Niemier, Michael T.
    Porod, Wolfgang
    Csaba, Gyoergy
    2012 15TH INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE), 2012,
  • [28] Robustness of majority gates based on nanomagnet logic
    Gonelli, Marco
    Fin, Samuele
    Carlotti, Giovanni
    Dey, Himadri
    Csaba, Gyorgy
    Porod, Wolfgang
    Bernstein, Gary H.
    Bisero, Diego
    JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 2018, 460 : 432 - 437
  • [29] Parallel and Serial Computation in Nanomagnet Logic: An Overview
    Giri, Davide
    Causapruno, Giovanni
    Riente, Fabrizio
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (08) : 1427 - 1437
  • [30] Contiguous clock lines for pipelined nanomagnet logic
    Butler, Katherine C.
    Bernstein, Gary H.
    Csaba, Gyorgy
    Porod, Wolfgang
    Hu, X. Sharon
    Niemier, Michael
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (03) : 763 - 768