A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA

被引:0
|
作者
Piscopo, Valeria [1 ]
Dolmeta, Alessandra [1 ]
Mirigaldi, Mattia [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun, I-10129 Turin, Italy
关键词
True Random Number Generators; ring oscillators; entropy; open-source hardware; key generation; FPGA;
D O I
10.3390/s25061678
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Any cryptographic system strongly relies on randomness to ensure robust encryption and masking methods. True Random Number Generators play a fundamental role in this context. The National Institute of Standards and Technology (NIST) and the Bundesamt f & uuml;r Sicherheit in der Informationstechnik (BSI) provide guidelines for designing reliable entropy sources to fuel cryptographic Random Bit Generators. This work presents a highly parameterized, open-source implementation of a TRNG based on ring oscillators, complemented by an optimized Keccak conditioning unit. The design process is accompanied by a thorough study of the relevant literature and standards, specifying the requirements for reliable entropy sources in cryptographic systems. The design of the TRNG proposed in this paper aims to strike a balance between area, throughput, power consumption, and entropy, while adhering to these guidelines. The proposed design has undergone extensive testing and validation and has successfully passed the NIST SP 800-22, NIST SP 800-90B, and BSI AIS-31 tests, achieving a min-entropy per bit of 0.9982 (NIST) and 0.9998 (BSI).
引用
收藏
页数:20
相关论文
共 50 条
  • [21] Optimizing Speed of a True Random Number Generator in FPGA by Spectral Analysis
    Wold, Knut
    Petrovic, Slobodan
    ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 1105 - 1110
  • [22] FPGA Implementation of Metastability-Based True Random Number Generator
    Hata, Hisashi
    Ichiawa, Shuichi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 426 - 436
  • [23] FPGA design of an Open-Loop True Random Number Generator
    Lozac'h, Florent
    Ben-Romdhane, Molka
    Graba, Tarik
    Danger, Jean-Luc
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 615 - 622
  • [24] True Random Number Generator through Beat Frequency Oscillators in FPGA
    Morankar, Gouri
    HELIX, 2018, 8 (06): : 4375 - 4379
  • [25] FPGA implementation of chaos-based high-speed true random number generator
    Gupta, Ramji
    Pandey, Alpana
    Baghel, Rajendra Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2019, 32 (05)
  • [26] FPGA-based high-speed true random number generator for cryptographic applications
    Kwok, Sammy H. M.
    Lam, Edmund Y.
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 774 - +
  • [27] High Speed and Secure Variable Probability Pseudo/True Random Number Generator using FPGA
    Marghescu, Andrei
    Svasta, Paul
    Simion, Emil
    2015 IEEE 21ST INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2015, : 323 - 328
  • [28] Selection of an Optimum Entropy Source Design for a True Random Number Generator
    Sreekumar, Lakshmi
    Ramesh, P.
    1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 598 - 605
  • [29] A dynamically reconfigurable entropy source circuit for high-throughput true random number generator
    Jin, Liyu
    Yi, Maoxiang
    Xiao, Yuan
    Sun, Lifa
    Lu, Yingchun
    Liang, Huaguo
    MICROELECTRONICS JOURNAL, 2023, 133
  • [30] High throughput true random number generator based on dynamically superimposed hybrid entropy sources
    Lu, Yingchun
    Cao, Changlong
    Liu, Yang
    Liang, Huaguo
    Yao, Liang
    Ma, Lixiang
    INTEGRATION-THE VLSI JOURNAL, 2025, 102