A High-Entropy True Random Number Generator with Keccak Conditioning for FPGA

被引:0
|
作者
Piscopo, Valeria [1 ]
Dolmeta, Alessandra [1 ]
Mirigaldi, Mattia [1 ]
Martina, Maurizio [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Dept Elect & Telecommun, I-10129 Turin, Italy
关键词
True Random Number Generators; ring oscillators; entropy; open-source hardware; key generation; FPGA;
D O I
10.3390/s25061678
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Any cryptographic system strongly relies on randomness to ensure robust encryption and masking methods. True Random Number Generators play a fundamental role in this context. The National Institute of Standards and Technology (NIST) and the Bundesamt f & uuml;r Sicherheit in der Informationstechnik (BSI) provide guidelines for designing reliable entropy sources to fuel cryptographic Random Bit Generators. This work presents a highly parameterized, open-source implementation of a TRNG based on ring oscillators, complemented by an optimized Keccak conditioning unit. The design process is accompanied by a thorough study of the relevant literature and standards, specifying the requirements for reliable entropy sources in cryptographic systems. The design of the TRNG proposed in this paper aims to strike a balance between area, throughput, power consumption, and entropy, while adhering to these guidelines. The proposed design has undergone extensive testing and validation and has successfully passed the NIST SP 800-22, NIST SP 800-90B, and BSI AIS-31 tests, achieving a min-entropy per bit of 0.9982 (NIST) and 0.9998 (BSI).
引用
收藏
页数:20
相关论文
共 50 条
  • [11] New High Entropy Element for FPGA Based True Random Number Generators
    Varchola, Michal
    Drutarovsky, Milos
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2010, 2010, 6225 : 351 - 365
  • [12] A Metastability-Based True Random Number Generator on FPGA
    Li, Chaoyang
    Wang, Qin
    Jiang, Jianfei
    Guan, Nin
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 738 - 741
  • [13] Research of True Random Number Generator Based on PLL at FPGA
    Li Dejun
    Pei Zhen
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 2432 - 2437
  • [14] A new dual entropy core true random number generator
    Cicek, Ihsan
    Pusane, Ali Emre
    Dundar, Gunhan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 81 (01) : 61 - 70
  • [15] A new dual entropy core true random number generator
    Ihsan Cicek
    Ali Emre Pusane
    Gunhan Dundar
    Analog Integrated Circuits and Signal Processing, 2014, 81 : 61 - 70
  • [16] An Integrated Dual Entropy Core True Random Number Generator
    Cicek, Ihsan
    Pusane, Ali Emre
    Dundar, Gunhan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (03) : 329 - 333
  • [17] A Novel Dual Entropy Core True Random Number Generator
    Cicek, Ihsan
    Pusane, Ali Emre
    Dundar, Gunhan
    2013 8TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2013, : 332 - 335
  • [18] A true random number generator architecture based on a reduced number of FPGA primitives
    Stanchieri, Guido Di Patrizio
    De Marcellis, Andrea
    Palange, Elia
    Faccio, Marco
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 105 : 15 - 23
  • [19] Efficient Hybrid Random Number Generator Based on Keccak
    Yakut, Selman
    Ozer, Ahmet Bedri
    2018 INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND DATA PROCESSING (IDAP), 2018,
  • [20] Design and Implementation of Chaos Based True Random Number Generator on FPGA
    Koyuncu, Ismail
    Ozcerit, Ahmet Turan
    Pehlivan, Ihsan
    Avaroglu, Erdinc
    2014 22ND SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2014, : 236 - 239