High-Density STT-Assisted SOT-MRAM (SAS-MRAM) for Energy-Efficient AI Applications

被引:0
|
作者
Xue, Fen [1 ]
Hwang, William [1 ]
Zhang, Fan [2 ]
Tsai, Wilman [3 ]
Fan, Deliang [2 ]
Wang, Shan X. [1 ,3 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94350 USA
[2] Johns Hopkins Univ, Dept Elect & Comp Engn, Baltimore, MD 21218 USA
[3] Stanford Univ, Dept Mat Sci & Engn, Stanford, CA 94305 USA
关键词
Artificial intelligence (AI) hardware; energy-efficient computing; SAS-MRAM; spin-orbit torque (SOT); spintronics; spin-transfer torque (STT); MAGNETIC TUNNEL-JUNCTION; SPIN-ORBIT; TORQUE MEMORY;
D O I
10.1109/TMAG.2024.3486616
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Energy-efficient computing is essential for addressing the rising power demands of modern data-intensive applications and ensuring sustainable technology advancement. Magnetoresistive random access memory (MRAM) has emerged as a pivotal technology in this domain, offering nonvolatile memory solutions that combine low power consumption with high performance. Spin-orbit torque (SOT) MRAM (SOT-MRAM) and its variants stand out for its potential to deliver SRAM-like performance at a higher bit-cell density. In this article, we present a novel high-density STT-assisted SOT-MRAM (SAS-MRAM) technology designed for energy-efficient artificial intelligence (AI) applications. SAS-MRAM capitalizes on the advantages of both spin-transfer torque (STT) and SOT mechanisms, utilizing a multi-bit-shared SOT line to achieve high-speed, high-density, and high-endurance memory performance. Our experimental results validate the potential of SAS-MRAM to address the limitations of current memory technologies. An AI application of ResNet-18 deployed in SAS-MRAM shows similar to 32.7x energy-delay-product (EDP) benefits compared to that in SRAM, presenting a promising solution for future AI hardware implementations, especially at edge where low-power training and inference of AI models are necessary.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] High-Density and Robust STT-MRAM Array Through Device/Circuit/Architecture Interactions
    Kwon, Kon-Woo
    Fong, Xuanyao
    Wijesinghe, Parami
    Panda, Priyadarshini
    Roy, Kaushik
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2015, 14 (06) : 1024 - 1034
  • [42] Area Efficient High Through-put Dual Heavy Metal Multi-Level Cell SOT-MRAM
    Ali, Karim
    Li, Fei
    Lua, S. Y. H.
    Heng, Chun-Huat
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2020, 19 : 613 - 619
  • [43] An Energy Efficient Multi-Retention STT-MRAM Memory Architecture for IoT Applications
    Jahannia, Belal
    Ghasemi, Seyed Ali
    Farbeh, Hamed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (03) : 1431 - 1435
  • [44] Hybrid Signed Convolution Module With Unsigned Divide-and-Conquer Multiplier for Energy-Efficient STT-MRAM-Based AI Accelerator
    Li, Tao
    Ma, Yitao
    Yoshikawa, Ko
    Endoh, Tetsuo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (07) : 1078 - 1082
  • [45] Domain-Wall Shift Based Multi-Level MRAM for High-Speed, High-Density and Energy-Efficient Caches
    Sharad, Mrigank
    Venkatesan, Rangharajan
    Raghunathan, Anand
    Roy, Kaushik
    2013 71ST ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2013, : 99 - 100
  • [46] Microarchitectural Exploration of STT-MRAM Last-level Cache Parameters for Energy-efficient Devices
    Marinelli, Tommaso
    Gomez Perez, Jignacio
    Tenllado, Christian
    Komalan, Manu
    Gupta, Mohit
    Catthoor, Francky
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2022, 21 (01)
  • [47] Toward Energy-efficient STT-MRAM-based Near Memory Computing Architecture for Embedded Systems
    Li, Yueting
    Wang, Xueyan
    Zhang, He
    Pan, Biao
    Qiu, Keni
    Kang, Wang
    Wang, Jun
    Zhao, Weisheng
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2024, 23 (03)
  • [48] Design of an area and energy-efficient last-level cache memory using STT-MRAM
    Saha, Rajesh
    Pundir, Yogendra Pratap
    Pal, Pankaj Kumar
    JOURNAL OF MAGNETISM AND MAGNETIC MATERIALS, 2021, 529
  • [49] Top-Pinned STT-MRAM Devices With High Thermal Stability Hybrid Free Layers for High-Density Memory Applications
    Liu, Enlong
    Swerts, Johan
    Wu, Yueh Chang
    Vaysset, Adrien
    Couet, Sebastien
    Mertens, Sofie
    Rao, Siddharth
    Kim, Woojin
    Van Elshocht, Sven
    De Boeck, Jo
    Kar, Gouri Sankar
    IEEE TRANSACTIONS ON MAGNETICS, 2018, 54 (11)
  • [50] Area-Efficient 1T-2D-2MTJ SOT-MRAM Cell for High Read Performance
    Zhang, Xunming
    Liu, Long
    Wang, Di
    Lin, Ruijun
    Yang, Heyong
    Xu, Xiaoxin
    Yang, Jianguo
    Xing, Guozhong
    Xue, Xiaoyong
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (06) : 2226 - 2230