Automated Matching Placement Generation in Analog Circuits

被引：0

作者：

Chen, Yanning ^{[1
]}

Zhao, Dongyan ^{[1
]}

Liu, Fang ^{[1
]}

Zhao, Yang ^{[1
]}

Fu, Zhen ^{[1
]}

Shao, Yali ^{[1
]}

Zhang, Dong ^{[1
]}

Pan, Yucheng ^{[2
]}

Meng, Xiangyu ^{[2
]}

机构：

[1] Beijing Smart Chip Microelect Technol Co Ltd, State Grid Key Lab Power Ind Chip Reliabil Technol, Beijing, Peoples R China

[2] Sun Yat Sen Univ, Sch Elect & Informat Technol, Guangzhou, Peoples R China

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2025年 / 25卷 / 01期

关键词：

Analog circuit; matching device; optimization; placement; EDA; MOSFETs;

D O I：

10.5573/JSTS.2025.25.1.71

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The layout of matching devices is crucial in analog circuit design as it impacts matching, parasitic effects, and performance. Common-centroid layout, a popular method, minimizes mismatches but designing an efficient algorithm is challenging. This paper introduces a comprehensive automated matching placement algorithm for analog circuits, optimizing both common-centroid requirements and device positions to enhance accuracy and minimize area. Under the premise of minimizing performance degradation, we implemented a fully automated process from netlist to final design, demonstrating effective matching placement for transistor arrays in differential pairs and current mirrors, significantly reducing layout area and parasitic effects.

引用

页码：71 / 81

页数：11

共 50 条

[31] Device Layer-Aware Analytical Placement for Analog Circuits
Xu, Biying
Li, Shaolan
Pui, Chak-Wa
Liu, Derong
Shen, Linxiao
Lin, Yibo
Sun, Nan
Pan, David Z.
PROCEEDINGS OF THE 2019 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD '19), 2019, : 19 - 26
[32] Routability-driven Placement Algorithm for Analog Integrated Circuits
Lin, Cheng-Wu
Lu, Cheng-Chung
Lin, Jai-Ming
Chang, Soon-Jyh
ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 71 - 78
[33] A contact and via placement algorithm for CMOS analog circuits routing
Guan, J.
Zeng, X.
Li, M.-Y.
Tang, P.-S.
Zhou, D.
Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2001, 13 (08): : 673 - 678
[34] Performance-driven placement tool for analog integrated circuits
Katholieke Universiteit Leuven, Heverlee, Belgium
IEEE J Solid State Circuits, 7 (773-780):
[35] Automatic generation of circuits for approximate string matching
Martinek, Tomas
Fucik, Otto
Beck, Patrik
Lexa, Matej
PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 203 - +
[36] Length matching in detailed routing for analog and mixed signal circuits
Yao, Hailong
Gao, Qiang
Cai, Yici
Zhou, Qiang
Sham, Chiu-Wing
MICROELECTRONICS JOURNAL, 2014, 45 (06) : 604 - 612
[37] Impact of mobile charge on matching sensitivity in SOI analog circuits
Connell, M.
Grady, M.
Oldiges, P.
Onsongo, D.
Passaro, M.
Rausch, W.
RonsheiM, P.
Sijenberg, D.
2007 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2007, : 140 - +
[38] A matching-based placement and routing system for analog design
Lin, Po-Hung
Yu, Ho-Che
Tsai, Tian-Hau
Lin, Shyh-Chang
2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 16 - +
[39] Thermal-Driven Analog Placement Considering Device Matching
Lin, Mark Po-Hung
Zhang, Hongbo
Wong, Martin D. F.
Chang, Yao-Wen
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (03) : 325 - 336
[40] Thermal-driven Analog Placement Considering Device Matching
Lin, Po-Hung
Zhang, Hongbo
Wong, Martin D. F.
Chang, Yao-Wen
DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 593 - +

← 1 2 3 4 5 →