Automated Matching Placement Generation in Analog Circuits

被引：0

作者：

Chen, Yanning ^{[1
]}

Zhao, Dongyan ^{[1
]}

Liu, Fang ^{[1
]}

Zhao, Yang ^{[1
]}

Fu, Zhen ^{[1
]}

Shao, Yali ^{[1
]}

Zhang, Dong ^{[1
]}

Pan, Yucheng ^{[2
]}

Meng, Xiangyu ^{[2
]}

机构：

[1] Beijing Smart Chip Microelect Technol Co Ltd, State Grid Key Lab Power Ind Chip Reliabil Technol, Beijing, Peoples R China

[2] Sun Yat Sen Univ, Sch Elect & Informat Technol, Guangzhou, Peoples R China

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2025年 / 25卷 / 01期

关键词：

Analog circuit; matching device; optimization; placement; EDA; MOSFETs;

D O I：

10.5573/JSTS.2025.25.1.71

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The layout of matching devices is crucial in analog circuit design as it impacts matching, parasitic effects, and performance. Common-centroid layout, a popular method, minimizes mismatches but designing an efficient algorithm is challenging. This paper introduces a comprehensive automated matching placement algorithm for analog circuits, optimizing both common-centroid requirements and device positions to enhance accuracy and minimize area. Under the premise of minimizing performance degradation, we implemented a fully automated process from netlist to final design, demonstrating effective matching placement for transistor arrays in differential pairs and current mirrors, significantly reducing layout area and parasitic effects.

引用

页码：71 / 81

页数：11

共 50 条

[21] Automated Tuning of Analog Neuromimetic Integrated Circuits
Buhry, L.
Saighi, S.
Giremus, A.
Grivel, E.
Renaud, S.
2009 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS 2009), 2009, : 13 - 16
[22] Behavioral model generation of analog circuits
Iordache, Mihai
Dumitriu, Lucia
TOPICS IN APPLIED ELECTROMAGNETICS AND COMMUNICATIONS: PROCEEDINGS OF THE 5TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED ELECTROMAGNETICS, WIRELESS AND OPTICAL COMMUNICATIONS (ELECTROSCIENCE '07), 2007, : 22 - 26
[23] Constraints generation for analog circuits layout
Hao, QS
Chen, S
Hong, XL
Su, Y
Dong, SQ
Qu, ZY
2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 1334 - 1338
[24] ON THE PLACEMENT OF CRITICAL DEVICES IN ANALOG INTEGRATED-CIRCUITS
SACKINGER, E
FORNERA, L
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (08): : 1052 - 1057
[25] An Automated Topology Synthesis Framework for Analog Integrated Circuits
Zhao, Zhenxin
Zhang, Lihong
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4325 - 4337
[26] ALGA: Automated layout generator for analog CMOS circuits
Kao, C. -C.
Hsu, C. -C.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2007, 94 (01) : 81 - 97
[27] ILAC - AN AUTOMATED LAYOUT TOOL FOR ANALOG CMOS CIRCUITS
RIJMENANTS, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) : 417 - 425
[28] Automated Design of Analog Circuits Using Reinforcement Learning
Settaluri, Keertana
Liu, Zhaokai
Khurana, Rishubh
Mirhaj, Arash
Jain, Rajeev
Nikolic, Borivoje
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 2794 - 2807
[29] Automated design of analog circuits starting with idealized elements
Unno, Naoyuki
Fujii, Nobuo
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (11) : 3313 - 3319
[30] Realization of analog signal processing/generation circuits
Dinesh Prasad
CSI Transactions on ICT, 2019, 7 (3) : 257 - 259

← 1 2 3 4 5 →