A new reduced switch count symmetrical and asymmetrical modular topology for multilevel inverters

被引:0
|
作者
Anusuya M. [1 ]
Geetha R. [2 ]
Ramaswamy M. [2 ]
机构
[1] Department of Electrical and Electronics Engineering, Annamalai University
[2] Department of Electrical Engineering, Annamalai University, Tamilnadu, Annamalai Nagar
关键词
carrierless PWM; hybrid topology; MLIs; multilevel inverters; reduced count topologies;
D O I
10.1504/IJPELEC.2024.136563
中图分类号
学科分类号
摘要
The paper proposes two new topologies for single phase multilevel inverters (MLIs) to operate both in the symmetrical and asymmetrical configurations with a view at lowering the number of switching devices in the path for the flow of the current. It involves a mathematical interpretation to determine the magnitude of the voltage sources in an effort to configure the proposed topology in the asymmetrical configuration and obtain higher number of voltage levels. It engages the principles of carrierless pulse width modulation (PWM) for extracting the shape of the output voltage waveform to a nearly sinusoidal form and there by improve the quality of the power delivered to the load. The procedure owes to analyse the operating modes of both the topologies in MATLAB/Simulink platform and includes an experimental prototype to validate the simulation results. Copyright © 2024 Inderscience Enterprises Ltd.
引用
收藏
页码:193 / 220
页数:27
相关论文
共 50 条
  • [1] A Survey on Reduced Switch Count Multilevel Inverters
    Vemuganti, Hari Priya
    Sreenivasarao, Dharmavarapu
    Ganjikunta, Siva Kumar
    Suryawanshi, Hiralal Murlidhar
    Abu-Rub, Haitham
    IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY, 2021, 2 : 80 - 111
  • [2] Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology With Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Iqbal, Atif
    Tayyab, Mohammad
    Ansari, Mohsin Karim
    IEEE ACCESS, 2019, 7 : 86374 - 86383
  • [3] New Topology for Asymmetrical Multilevel Inverter: An Effort to Reduced Device Count
    Thakre, Kishor
    Mohanty, Kanungo Barada
    Kommukuri, Vinaya Sagar
    Chatterjee, Aditi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (04)
  • [4] Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gautam, Shivam Prakash
    Gupta, Krishna Kumar
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (01) : 885 - 896
  • [5] New Asymmetrical Modular Multilevel Inverter Topology With Reduced Number of Switches
    Kakar, Saifullah
    Ayob, Shahrin Bin Md.
    Iqbal, Atif
    Nordin, Norjulia Mohamad
    Bin Arif, M. Saad
    Gore, Sheetal
    IEEE ACCESS, 2021, 9 : 27627 - 27637
  • [6] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,
  • [7] A New Multilevel Inverter Topology with Reduced Switch Count and Device Stress
    Omer, Prabhu
    Kumar, Jagdish
    Surjan, Balwinder Singh
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 1032 - 1037
  • [8] A structural review on reduced switch count and hybrid multilevel inverters
    Mosepele, Boikhutso
    Samikannu, Ravi
    Amuhaya, Lilian
    FRONTIERS IN ENERGY RESEARCH, 2024, 12
  • [9] New Symmetric Extendable Type Multilevel Inverter Topology With Reduced Switch Count
    Thiyagarajan, V.
    2019 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENERGY SYSTEMS (ICEES 2019), 2019,
  • [10] SHEPWM Based New Hybrid Multilevel Inverter Topology with Reduced Switch Count
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Momon, Mudasir Ahmed
    Mustafa, Asif
    2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,