Characterization of HfSiAlON/MoAlN PMOSFETs Fabricated by Using a Novel Gate-Last Process

被引:0
|
作者
许高博
徐秋霞
殷华湘
周华杰
杨涛
牛洁斌
贺晓彬
孟令款
余嘉晗
李俊峰
闫江
赵超
陈大鹏
机构
[1] KeyLaboratoryofMicroelectronicsDevices&IntegratedTechnology,InstituteofMicroelectronics,ChineseAcademyofSciences
关键词
D O I
暂无
中图分类号
学科分类号
摘要
We fabricate p-channel metal-oxide-semiconductor-field-effect-transistors(PMOSFETs) with a HfSiAlON/MoAlN gate stack using a novel and practical gate-last process.In the process,SiO2/poly-Si is adopted as the dummy gate stack and replaced by an HfSiAlON/MoAlN gate stack after source/drain formation.Because of the high-k/metalgate stack formation after the 1000°C source/drain ion-implant doping activation,the fabricated PMOSFET has good electrical characteristics.The device's saturation driving current is 2.71 x 10~4 A/μm(VGS = VDS =-1.5 V)and the off-state current is 2.78 x 10~9 A/μm.The subthreshold slope of 105mV/dec(YDS = —1-5 V),drain induced barrier lowering of 80mV/V and Vth of —0.3 V are obtained.The research indicates that the present PMOSFET could be a solution for high performance PMOSFET applications.
引用
收藏
页码:160 / 163
页数:4
相关论文
共 50 条
  • [21] 105 nm Gate length pMOSFETs with high-K and metal gate fabricated in a Si process line on 200 mm GeOI wafers
    Le Royer, C.
    Clavelier, L.
    Tabone, C.
    Romanjek, K.
    Deguet, C.
    Sanchez, L.
    Hartmann, J. -M.
    Roure, M. -C.
    Grampeix, H.
    Soliveres, S.
    Le Carval, G.
    Truche, R.
    Pouydebasque, A.
    Vinet, M.
    Deleonibus, S.
    [J]. SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1285 - 1290
  • [22] Combining a multi deposition multi annealing technique with a scavenging (Ti) to improve the high-k/metal gate stack performance for a gate-last process
    Zhang ShuXiang
    Yang Hong
    Tang Bo
    Tang Zhaoyun
    Xu Yefeng
    Xu Jing
    Yan Jiang
    [J]. JOURNAL OF SEMICONDUCTORS, 2014, 35 (10)
  • [23] High Electron Mobility Ge n-Channel Metal-Insulator-Semiconductor Field-Effect Transistors Fabricated by the Gate-Last Process with the Solid Source Diffusion Technique
    Maeda, Tatsuro
    Morita, Yukinori
    Takagi, Shinichi
    [J]. APPLIED PHYSICS EXPRESS, 2010, 3 (06)
  • [24] Integration Issue of Tensile SiN Liner for Dual Stress Liner(DSL) in Gate-Last High-k/Metal Gate( HKMG) Process Flow
    Qin, Changliang
    Yin, Haizhou
    Yin, Huaxiang
    Wang, Guilei
    Hong, Peizhen
    Yang, Tao
    Lu, Yihong
    Xu, Qiang
    Zhao, Zhiguo
    Cui, Hushan
    Zhao, Chao
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 677 - 681
  • [25] Combining a multi deposition multi annealing technique with a scavenging(Ti) to improve the high-k/metal gate stack performance for a gate-last process
    张淑祥
    杨红
    唐波
    唐兆云
    徐烨峰
    许静
    闫江
    [J]. Journal of Semiconductors, 2014, 35 (10) : 186 - 190
  • [26] Characterization of number fluctuations in gate-last metal nanocrystal nonvolatile memory array beyond 90nm CMOS technology
    Lee, C
    Ganguly, U
    Kan, EC
    [J]. MATERIALS AND PROCESSES FOR NONVOLATILE MEMORIES, 2005, 830 : 223 - 228
  • [27] CMP-less Planarization Technology with SOG/LTO Etchback for Low Cost 70nm Gate-Last Process
    Yin, Huaxiang
    Men, Lingkuan
    Yang, Tao
    Xu, Gaobo
    Xu, Qiuxia
    Zhao, Chao
    Chen, Dapeng
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 749 - 754
  • [28] A novel algorithm for hot-carrier lifetime projection on thick gate PMOSFETS fabricated by 0.18μm CMOS technology
    Jie, BB
    Manna, I
    Zeng, X
    Guo, Q
    Lo, KF
    [J]. MICROELECTRONIC YIELD, RELIABILITY, AND ADVANCED PACKAGING, 2000, 4229 : 21 - 27
  • [29] A Novel Multi Deposition Multi Room-Temperature Annealing Technique via Ultraviolet-Ozone to Improve High-K/Metal (HfZrO/TiN) Gate Stack Integrity for a Gate-Last Process
    Wu, L.
    Yew, K. S.
    Ang, D. S.
    Liu, W. J.
    Le, T. T.
    Duan, T. L.
    Hou, C. H.
    Yu, X. F.
    Lee, D. Y.
    Hsu, K. Y.
    Xu, J.
    Tao, H. J.
    Cao, M.
    Yu, H. Y.
    [J]. 2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [30] Low Temperature (Down to 6 K) and Quantum Transport Characteristics of Stacked Nanosheet Transistors with a High-K/Metal Gate-Last Process
    Zhu, Xiaohui
    Cao, Lei
    Wang, Guilei
    Yin, Huaxiang
    [J]. NANOMATERIALS, 2024, 14 (11)