共 50 条
- [24] Integration Issue of Tensile SiN Liner for Dual Stress Liner(DSL) in Gate-Last High-k/Metal Gate( HKMG) Process Flow [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 677 - 681
- [26] Characterization of number fluctuations in gate-last metal nanocrystal nonvolatile memory array beyond 90nm CMOS technology [J]. MATERIALS AND PROCESSES FOR NONVOLATILE MEMORIES, 2005, 830 : 223 - 228
- [27] CMP-less Planarization Technology with SOG/LTO Etchback for Low Cost 70nm Gate-Last Process [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 749 - 754
- [28] A novel algorithm for hot-carrier lifetime projection on thick gate PMOSFETS fabricated by 0.18μm CMOS technology [J]. MICROELECTRONIC YIELD, RELIABILITY, AND ADVANCED PACKAGING, 2000, 4229 : 21 - 27
- [29] A Novel Multi Deposition Multi Room-Temperature Annealing Technique via Ultraviolet-Ozone to Improve High-K/Metal (HfZrO/TiN) Gate Stack Integrity for a Gate-Last Process [J]. 2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,