High-speed test-generation method using a test generation circuit

被引：0

|

作者：

机构：

[1] Hirose, Fumiyasu

[2] Takayama, Koichiro

[3] Kawato, Nobuaki

来源：

Hirose, Fumiyasu | 1600年 / 21期

关键词：

Logic Circuits; Combinatorial;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[1] TEST-GENERATION
KARJALAINEN, J
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 353 - 353
[2] SIMPLIFYING SEQUENTIAL-CIRCUIT TEST-GENERATION
SHEU, ML
LEE, CL
[J]. IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (03): : 28 - 38
[3] A FRAMEWORK AND METHOD FOR HIERARCHICAL TEST-GENERATION
CALHOUN, JD
BRGLEZ, F
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (01) : 45 - 67
[4] THE FEASIBILITY OF A DYNAMIC TEST-GENERATION METHOD
VARSZEGI, S
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (03) : 425 - 433
[5] DESIGN AND TEST-GENERATION OF C-TESTABLE HIGH-SPEED CARRY-FREE DIVIDERS
WEY, CL
[J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (03): : 193 - 200
[6] AN EFFICIENT ALGORITHM FOR SEQUENTIAL-CIRCUIT TEST-GENERATION
KELSEY, TP
SALUJA, KK
LEE, SY
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (11) : 1361 - 1371
[7] TEST-GENERATION FOR MICROPROCESSORS
THATTE, SM
ABRAHAM, JA
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (06) : 429 - 441
[8] TEST-GENERATION TECHNIQUES
AKERS, SB
[J]. COMPUTER, 1980, 13 (03) : 9 - 15
[9] A DIRECTED SEARCH METHOD FOR TEST-GENERATION USING A CONCURRENT SIMULATOR
AGRAWAL, VD
CHENG, KT
AGRAWAL, P
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) : 131 - 138
[10] A METHOD OF COMPUTER-AIDED TEST-GENERATION
CLARK, JW
NEIGHBORS, M
[J]. SOLID STATE TECHNOLOGY, 1982, 25 (11) : 112 - 115

← 1 2 3 4 5 →