High-speed test-generation method using a test generation circuit

被引：0
|
作者：
机构：
[1] Hirose, Fumiyasu
[2] Takayama, Koichiro
[3] Kawato, Nobuaki
来源：
Hirose, Fumiyasu | 1600年 / 21期
关键词：
Logic Circuits; Combinatorial;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] AUTOMATIC SOFTWARE TEST-GENERATION
    CAMUFFO, M
    MAIOCCHI, M
    MORSELLI, M
    [J]. INFORMATION AND SOFTWARE TECHNOLOGY, 1990, 32 (05) : 337 - 346
  • [22] A PROTOCOL TEST-GENERATION PROCEDURE
    SABNANI, K
    DAHBURA, A
    [J]. COMPUTER NETWORKS AND ISDN SYSTEMS, 1988, 15 (04): : 285 - 297
  • [23] MIXED LEVEL TEST-GENERATION FOR HIGH FAULT COVERAGE
    HUBNER, U
    HINSEN, H
    HOFEBAUER, M
    VIERHAUS, HT
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 791 - 796
  • [24] IMPROVED TEST-GENERATION FOR HIGH-ACTIVITY CIRCUITS
    SALUJA, K
    KIM, K
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (04): : 26 - 31
  • [25] FUNCTIONAL TEST-GENERATION USING BINARY DECISION DIAGRAMS
    ABADIR, MS
    REGHBATI, HK
    [J]. COMPUTERS & MATHEMATICS WITH APPLICATIONS, 1987, 13 (5-6) : 413 - 430
  • [26] STRUCTURED-TEST DEVICES SIMPLIFY TEST-GENERATION
    GUPTA, S
    [J]. EDN, 1985, 30 (25) : 289 - &
  • [27] A TEST-GENERATION SYSTEM USING A LOGIC SIMULATION ENGINE
    TAKAYAMA, K
    HIROSE, F
    KAWATO, N
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1991, 27 (03): : 285 - 289
  • [28] TEST-GENERATION TO MINIMIZE ERROR MASKING
    EDIRISOORIYA, G
    ROBINSON, JP
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (04) : 540 - 549
  • [29] APPLICATIONS OF SUFFICIENT PROTOCOL TEST-GENERATION
    CHUNG, A
    SIDHU, D
    [J]. PROTOCOL TEST SYSTEMS, V, 1993, 11 : 219 - 228
  • [30] CONCURRENT TEST-GENERATION AND DESIGN FOR TESTABILITY
    CHENG, KT
    AGRAWAL, VD
    [J]. 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1935 - 1938
12345