LIMITATION OF SHORT-CHANNEL-LENGTH N + -POLYSILICON-GATE CMOS ICs.

被引：0
|
作者：
Hsu, S.T. [1 ]
机构：
[1] RCA Lab, Princeton, NJ, USA, RCA Lab, Princeton, NJ, USA
来源：
R.C.A. Review | 1985年 / 46卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
INTEGRATED CIRCUITS, VLSI
引用
收藏
页码：153 / 162
相关论文
共 50 条
  • [21] Self-Heating and Equivalent Channel Temperature in Short Gate Length GaN HEMTs
    Chen, Xuesong
    Boumaiza, Slim
    Wei, Lan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (09) : 3748 - 3755
  • [22] Gate length dependence of bias temperature instability behavior in short channel SOI MOSFETs
    Wu, Wangran
    Lu, J.
    Liu, Chang
    Wu, Heng
    Tang, Xiaoyu
    Sun, Jiabao
    Zhang, Rui
    Yu, Wenjie
    Wang, Xi
    Zhao, Yi
    MICROELECTRONICS RELIABILITY, 2016, 62 : 79 - 81
  • [23] Scaling of gate length in ultra-short channel heterostructure field effect transistors
    Han, J
    Ferry, DK
    SOLID-STATE ELECTRONICS, 1999, 43 (02) : 335 - 341
  • [24] 0.18 mu m gate length CMOS devices with N+ polycide gate for 2.5V application
    Choi, JY
    Zhang, E
    Han, CC
    MICROELECTRONIC DEVICE TECHNOLOGY, 1997, 3212 : 220 - 225
  • [25] High performance gate length 22 nm CMOS device with strained channel and EOT 1.2 nm
    Xu, Qiuxia
    Qian, He
    Duan, Xiaofeng
    Liu, Haihua
    Wang, Dahai
    Han, Zhengsheng
    Liu, Ming
    Chen, Baoqin
    Li, Haiou
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (SUPPL.): : 283 - 290
  • [26] New approach for the extraction of gate voltage dependent series resistance and channel length reduction in CMOS transistors
    Brut, H
    Juge, A
    Ghibaudo, G
    1997 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES - PROCEEDINGS, 1997, : 188 - 193
  • [27] SHORT CHANNEL ERASE IN N-CHANNEL SI-GATE MNOS EEPROM TRANSISTORS
    JACOBS, EP
    SOLID-STATE ELECTRONICS, 1981, 24 (06) : 479 - 483
  • [28] Stability of N-channel polysilicon thin-film transistors with ECR plasma thermal gate oxide
    Lee, JY
    Han, CH
    Kim, CK
    IEEE ELECTRON DEVICE LETTERS, 1996, 17 (04) : 169 - 171
  • [29] TECHNOLOGY LIMITATIONS FOR N+/P+ POLYCIDE GATE CMOS DUE TO LATERAL DOPANT DIFFUSION IN SILICIDE POLYSILICON LAYERS
    CHU, CL
    CHIN, G
    SARASWAT, KC
    WONG, SS
    DUTTON, R
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (12) : 696 - 698
  • [30] Effects of gate notching profile defect on performance characteristics of short-channel NMOSFET with channel length of 0.12 μm
    Seo, SH
    Yang, WS
    Kim, SJ
    Ju, JY
    Kim, JY
    Peak, HC
    Park, SH
    Kim, SG
    Kim, KT
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (12) : 727 - 729
12345