LIMITATION OF SHORT-CHANNEL-LENGTH N + -POLYSILICON-GATE CMOS ICs.

被引：0
|
作者：
Hsu, S.T. [1 ]
机构：
[1] RCA Lab, Princeton, NJ, USA, RCA Lab, Princeton, NJ, USA
来源：
R.C.A. Review | 1985年 / 46卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
INTEGRATED CIRCUITS, VLSI
引用
收藏
页码：153 / 162
相关论文
共 50 条
  • [41] Study of n-channel MOSFETs with an enclosed-gate layout in a 0.18 micron CMOS technology
    Chen, L
    Gingrich, DM
    2004 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-7, 2004, : 1344 - 1348
  • [42] SHORT-CHANNEL POLYSILICON GATE MOSFETS FABRICATED BY CW ARGON-LASER ANNEALING OF ARSENIC-IMPLANTED SOURCE AND DRAIN
    TENG, TC
    SKINNER, C
    PENG, J
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1980, 127 (08) : C385 - C385
  • [43] Analysis of Kink Effect and Short Channel Effects in Fully Self-Aligned Gate Overlapped Lightly Doped Drain Polysilicon TFTs
    Valletta, A.
    Mariucci, L.
    Pecora, A.
    Maiolo, L.
    Brotherton, S. D.
    Fortunato, G.
    JOURNAL OF DISPLAY TECHNOLOGY, 2013, 9 (09): : 764 - 769
  • [44] Optimization of short channel effect by arsenic P-Halo implant through polysilicon gate for 0.12 um P-MOSFET
    Chou, JW
    Hong, G
    Lin, KC
    Cheng, YC
    Chen, C
    Chang, CY
    2000 INTERNATIONAL CONFERENCE ON ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2000, : 28 - 31
  • [45] Impact of Grain Length and Grain Boundary on Dispersion of Threshold Voltage for 3-Dimensional Gate-All-Around Polysilicon Channel Memory
    Kim, Kyu-Beom
    Oh, Young-Taek
    Song, Yun-Heub
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (12) : 9257 - 9261
  • [46] Hot-carrier reliability of N- and P-channel MOSFETS with polysilicon and CVD tungsten-polycide gate
    Lou, CL
    Chim, WK
    Chan, DSH
    Pan, Y
    MICROELECTRONICS AND RELIABILITY, 1996, 36 (11-12): : 1663 - 1666
  • [47] Gate length scaling beyond Si: Mono-layer 2D Channel FETs Robust to Short Channel Effects
    Dorow, C. J.
    Penumatcha, A.
    Kitamura, A.
    Rogan, C.
    O'Brien, K. P.
    Lee, S.
    Ramamurthy, R.
    Cheng, C-Y
    Maxey, K.
    Zhong, T.
    Tronic, T.
    Holybee, B.
    Richards, J.
    Oni, A.
    Lin, C-C
    Naylor, C. H.
    Arefin, N.
    Metz, M.
    Bristol, R.
    Clendenning, S. B.
    Avci, U.
    2022 INTERNATIONAL ELECTRON DEVICES MEETING, IEDM, 2022,
  • [48] ANALYSIS OF SHORT CHANNEL EFFECTS IN MULTIPLE-GATE (n, 0) CARBON NANOTUBE FETS
    Dargar, Shashi K.
    Srivastava, Viranjay M.
    JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2019, 14 (06): : 3282 - 3293
  • [49] Optimization of short channel effect by arsenic P-Halo implant through polysilicon gate for 0.12uw P-MOSFET
    Chen, C
    Chang, CY
    Chou, JW
    Huang, CT
    Lin, KC
    Cheng, YC
    Lin, CY
    2000 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 2000, : 44 - 47
  • [50] Quantum-mechanical simulation of gate tunneling current in accumulated n-channel metal-oxide-semiconductor devices with n+-polysilicon gates
    Iwata, Hideyuki
    Matsuda, Toshihiro
    Ohzone, Takashi
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2002, 41 (08): : 5094 - 5097
12345