High Pin-Count Packages for LSIs

被引：0
|
作者：
机构：
来源：
Mitsubishi Denki Giho | / 70卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Decapsulation of High Pin Count IC Packages with Palladium Coated Copper Wire Bonds Using an Atmospheric Pressure Plasma
    Tang, J.
    Reindcrs, E. G. J.
    Revenberg, C. Th. A.
    Schelen, J. B. J.
    Beenakker, C. I. M.
    PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 165 - 169
  • [42] Optimization of high pin count cavity up enhanced plastic ball grid array (EPBGA) packages for robust design
    Mertol, A
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1997, 20 (04): : 376 - 388
  • [43] Synterface: Efficient Chip-to-World Interfacing for Flow-Based Microfluidic Biochips Using Pin-Count Minimization
    Sridhar, Aditya
    Ibrahim, Mohamed
    Chakrabarty, Krishnendu
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [44] High Performance, Low Pin Count Packaging
    Bauer, Charles E.
    Fillion, Raymond A.
    Neuhaus, Herbert J.
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 157 - 162
  • [45] HIGH PIN COUNT WIREBONDING - THE CHALLENGE FOR PACKAGING
    BIDIN, R
    SOLID STATE TECHNOLOGY, 1992, 35 (05) : 75 - 77
  • [46] Intermittent Failures in High Pin Count Packaging
    Varma, Ramesh
    Brooks, Richard
    Twist, Ronald
    Arnold, James
    Messick, Cleston
    ISTFA 2006, 2006, : 109 - +
  • [47] Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs
    Bahukudumbi, Sudarshan
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (01) : 111 - 120
  • [48] Thermal performance comparison of high pin count cavity-up enhanced plastic ball grid array (EPBGA) packages
    Mertol, A
    INTERSOCIETY CONFERENCE ON THERMAL PHENOMENA IN ELECTRONIC SYSTEMS - I-THERM V, 1996, : 140 - 150
  • [49] Thermal performance comparison of high pin count cavity-up enhanced plastic ball grid array (EPBGA) packages
    Mertol, A
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (02): : 427 - 443
  • [50] A high speed reduced pin count JTAG interface
    Whetsel, Lee
    2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 304 - 313
12345