Thermal performance comparison of high pin count cavity-up enhanced plastic ball grid array (EPBGA) packages

被引:11
|
作者
Mertol, A
机构
[1] LSI Logic Corp., Fremont
关键词
D O I
10.1109/96.496048
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Three-dimensional finite element models of cavity-up enhanced plastic ball grid array (EPBGA) packages have been developed using ANSYS(TM) finite element simulation code [1], The models have been used for thermal characterization of different designs of high pin count EPBGA packages under different air how conditions with and without an external heat sink. In addition to the design evaluations, the simulations have been repeated to quantify the effect of populated and unpopulated boards on the thermal performance of each EPBGA package with and without a heat sink, For the unpopulated board case, a single package has been modeled on a 10 cm x 10 cm x 0.16 cm (4'' x 4'' x 0.062'') multilayer printed circuit board (PCB), For the populated board, the size has been reduced to the size of the package footprint, and no heat transfer is permitted along the board periphery, Further parametric studies have been performed to predict the thermal performance of EPBGA packages as a function of solder ball counts in the inner solder ball matrix (underneath the cavity). In conjunction, the optimum number of solder balls in the inner matrix has been determined for better heat dissipation through the package to the board via the thermal balls, In addition to the solder ball counts, the importance of the package internal vias connected to the solder balls in the inner matrix is quantified, The predicted results have been plotted as functions of the junction-to-ambient resistance (theta(JA)) and the air speed for different package designs, It is also found that the junction-to-case resistance (theta(JC)) significantly drops when the solder balls are placed in the inner matrix underneath the die, The thermal performance would not be significantly improved when more than 48 solder balls are placed underneath the die region.
引用
收藏
页码:427 / 443
页数:17
相关论文
共 49 条
  • [1] Thermal performance comparison of high pin count cavity-up enhanced plastic ball grid array (EPBGA) packages
    Mertol, A
    [J]. INTERSOCIETY CONFERENCE ON THERMAL PHENOMENA IN ELECTRONIC SYSTEMS - I-THERM V, 1996, : 140 - 150
  • [2] Optimizing cost and thermal performance: Rapid prototyping of a high pin count cavity-up enhanced plastic ball grid array (EPBGA) package
    Zahn, Bret A.
    [J]. Annual IEEE Semiconductor Thermal Measurement and Management Symposium, 1999, : 133 - 141
  • [3] Optimizing cost and thermal performance: Rapid prototyping of a high pin count cavity-up enhanced plastic ball grid array (EPBGA) package
    Zahn, BA
    [J]. FIFTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 1999, : 133 - 141
  • [4] Optimization of high pin count cavity up enhanced plastic ball grid array (EPBGA) packages for robust design
    Mertol, A
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1997, 20 (04): : 376 - 388
  • [5] Study of Enhanced Plastic Ball Grid Array (EPBGA) Package with Heat Spreader of Copper Plane
    Jiang, Jing
    Li, Guanhua
    Yang, Zhongbao
    Ding, Peng
    [J]. 2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [6] Effect of Heat-Spreader Sizes on the Thermal Performance of Large Cavity-Down Plastic Ball Grid Array Packages
    Express Packaging Systems, Inc., 1137-B San Antonio Road, Palo Alto, CA 94303, United States
    [J]. J Electron Packag, Trans ASME, 4 (242-248):
  • [7] Effect of heat-spreader sizes on the thermal performance of large cavity-down plastic ball grid array packages
    Lau, J
    Chen, T
    Lee, SWR
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 1999, 121 (04) : 242 - 248
  • [8] Development of ball grid array packages with improved thermal performance
    Ma, YY
    Chong, DYR
    Wang, CK
    Sun, AYS
    [J]. PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 691 - 696
  • [9] Thermal performance of flip chip ball grid array packages
    Joiner, B
    de Oca, TM
    [J]. EIGHTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2002, 2002, : 50 - 56
  • [10] Thermal & electrical performance and reliability results for cavity-up enhanced BGAs
    Hayden, TF
    Harvey, PM
    Schueller, RD
    Clatanoff, WJ
    [J]. 49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 638 - 644