Thermal performance comparison of high pin count cavity-up enhanced plastic ball grid array (EPBGA) packages

被引:11
|
作者
Mertol, A
机构
[1] LSI Logic Corp., Fremont
关键词
D O I
10.1109/96.496048
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Three-dimensional finite element models of cavity-up enhanced plastic ball grid array (EPBGA) packages have been developed using ANSYS(TM) finite element simulation code [1], The models have been used for thermal characterization of different designs of high pin count EPBGA packages under different air how conditions with and without an external heat sink. In addition to the design evaluations, the simulations have been repeated to quantify the effect of populated and unpopulated boards on the thermal performance of each EPBGA package with and without a heat sink, For the unpopulated board case, a single package has been modeled on a 10 cm x 10 cm x 0.16 cm (4'' x 4'' x 0.062'') multilayer printed circuit board (PCB), For the populated board, the size has been reduced to the size of the package footprint, and no heat transfer is permitted along the board periphery, Further parametric studies have been performed to predict the thermal performance of EPBGA packages as a function of solder ball counts in the inner solder ball matrix (underneath the cavity). In conjunction, the optimum number of solder balls in the inner matrix has been determined for better heat dissipation through the package to the board via the thermal balls, In addition to the solder ball counts, the importance of the package internal vias connected to the solder balls in the inner matrix is quantified, The predicted results have been plotted as functions of the junction-to-ambient resistance (theta(JA)) and the air speed for different package designs, It is also found that the junction-to-case resistance (theta(JC)) significantly drops when the solder balls are placed in the inner matrix underneath the die, The thermal performance would not be significantly improved when more than 48 solder balls are placed underneath the die region.
引用
收藏
页码:427 / 443
页数:17
相关论文
共 49 条
  • [41] Wire Sweep Characterization of Multi-tier Copper Wire Bonding on Thermally-Enhanced Plastic Ball Grid Array Packages
    Teh, Serene S. H.
    Low, B. Y.
    Foong, C. S.
    Siong, C. T.
    PROCEEDINGS OF THE 2010 34TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT 2010), 2011,
  • [42] Effects of underfills on the thermal-cycling tests of SnAgCuPBGA (plastic ball grid array) packages on ImAg PCB (printed circuit board)
    Lau, John
    Lo, Jeffery
    Lam, Jimmy
    Soon, Eng-Leong
    Chow, Woai-Sheng
    Lee, Ricky
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 785 - +
  • [43] High-performance Cavity-Down Metal Based Ball Grid Array (MeBGA) package
    Suzuki, K
    Sorimachi, I
    Uchida, H
    Shibuya, K
    Haga, A
    NEC RESEARCH & DEVELOPMENT, 1997, 38 (03): : 306 - 317
  • [44] Prediction of thermal performance of a wire-bonded plastic ball grid array package for underhood automotive applications
    Ramakrishna, K
    Trent, JR
    JOURNAL OF ELECTRONIC PACKAGING, 2003, 125 (03) : 447 - 455
  • [45] Substrate design optimization for high performance small form factor flip chip ball grid array (FCBGA) packages
    Yoon, CK
    Landeros, J
    Goh, HS
    Teh, A
    Chee, J
    Loke, CC
    Mahadevan, S
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 364 - 368
  • [46] Build up material effect on high performance flip chip ball grid array package reliability
    Zhang, Leilei
    Hoang, Lan
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 431 - +
  • [47] Comparative Studies on Solder Joint Reliability of Plastic and Ceramic Ball Grid Array Packages of the Same Form Factor Under Power and Accelerated Thermal Cycling
    Park, S. B.
    Joshi, Rahul
    Ahmed, Izhar
    Chung, Soonwan
    JOURNAL OF ELECTRONIC PACKAGING, 2008, 130 (04)
  • [48] Improving bend performance of lead-free plastic ball grid array assemblies with thermal curing epoxy and UV curing acrylic edge-bond adhesives
    Shi, Hongbin
    Tian, Cuihua
    Pecht, Michael
    Ueda, Toshitsugu
    2013 IEEE INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS (APM), 2013,
  • [49] High-performance, four-layer, wire-bonded, plastic ball grid array package for a 10 Gbps per lane backplane SerDes transceiver
    Draper, D
    Kollipara, R
    Li, M
    Mullen, D
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1200 - 1208