Voltage gain in GaAs-based lateral single-electron transistors having Schottky wrap gates

被引:0
|
作者
Satoh, Yoshihiro [1 ]
Okada, Hiroshi [1 ]
Jinushi, Kei-ichiroh [1 ]
Fujikura, Hajime [1 ]
Hasegawa, Hideki [1 ]
机构
[1] Hokkaido Univ, Sapporo, Japan
关键词
Computer simulation - Electric potential - Electron tunneling - Electrostatics - Gates (transistor) - Nanotechnology - Semiconducting gallium arsenide - Semiconductor quantum wires;
D O I
暂无
中图分类号
TN3 [半导体技术]; TN4 [微电子学、集成电路(IC)];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ; 1401 ;
摘要
Gain characteristics of GaAs-based lateral single-electron transistors (SETs) formed by putting two- or three-wrap gates (WPGs) on etched GaAs quantum wire were investigated in detail theoretically and experimentally. The computer simulation of potential distribution showed that the three-WPG SET allows independent control of the dot geometry and the tunneling barrier profile and that the three-gate device realizes much tighter control of the dot potential and a higher voltage gain than the two-gate device. Both two- and three-gate SETs were fabricated experimentally. These devices showed clear Coulomb blockade oscillations which were visible up to 40 K. In excellent agreement with the computer simulation, a high voltage gain of 1.3 was achieved in the three-gate SET, whereas the gain of the two-gate SET remained below unity. This is the first report on achieving a voltage gain higher than unity in III-V SETs. This field effect transistor (FET)-like lateral SET structure seems to be promising for the realization of III-V SET ultra large scale integrated circuits (ULSIs).
引用
收藏
页码:410 / 414
相关论文
共 50 条
  • [1] Voltage gain in GaAs-based lateral single-electron transistors having Schottky wrap gates
    Satoh, Y
    Okada, H
    Jinushi, K
    Fujikura, H
    Hasegawa, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (1B): : 410 - 414
  • [2] Novel GaAs-based single-electron transistors with Schottky in-plane gates operating up to 20 K
    Jinushi, K
    Okada, H
    Hashizume, T
    Hasegawa, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 1132 - 1139
  • [3] Novel GaAs-based single-electron transistors with Schottky in-plane gates operating up to 20 K
    Hokkaido Univ, Sapporo, Japan
    Jpn J Appl Phys Part 1 Regul Pap Short Note Rev Pap, 2 B (1132-1139):
  • [4] Conductance oscillation characteristics of GaAs Schottky wrap-gate single-electron transistors
    Kasai, S
    Satoh, Y
    Hasegawa, H
    PHYSICA B, 1999, 272 (1-4): : 88 - 91
  • [5] GaAs quantum wire transistors and single electron transistors using Schottky wrap gates for quantum integrated circuits
    Kasai, S
    Satoh, Y
    Hasegawa, H
    COMPOUND SEMICONDUCTORS 1999, 2000, (166): : 219 - 222
  • [6] Voltage Transfer Characteristics in GaAs-Based Three-Branch Nanowire Junctions Controlled by Schottky Wrap Gates
    Nakata, Daisuke
    Shibata, Hiromu
    Shiratori, Yuta
    Kasai, Seiya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (06) : 06GG031 - 06GG035
  • [7] GaAs-based single electron transistors and logic inverters utilizing Schottky wrap-gate controlled quantum wires and dots
    Kasai, S
    Hasegawa, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2001, 40 (3B): : 2029 - 2032
  • [8] Si single-electron transistors with high voltage gain
    Ono, Y
    Yamazaki, K
    Takahashi, Y
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (08) : 1061 - 1065
  • [9] GaAs-based single electron logic and memory devices using electro-deposited nanometer Schottky gates
    Okada, H
    Sato, T
    Jinushi, K
    Hasegawa, H
    MICROELECTRONIC ENGINEERING, 1999, 47 (1-4) : 285 - 287
  • [10] GaAs-based single electron logic and memory devices using electro-deposited nanometer Schottky gates
    Okada, Hiroshi
    Sato, Taketomo
    Jinushi, Kei-Ichiroh
    Hasegawa, Hideki
    Microelectronic Engineering, 1999, 47 (01): : 285 - 287