Voltage gain in GaAs-based lateral single-electron transistors having Schottky wrap gates

被引:0
|
作者
Satoh, Yoshihiro [1 ]
Okada, Hiroshi [1 ]
Jinushi, Kei-ichiroh [1 ]
Fujikura, Hajime [1 ]
Hasegawa, Hideki [1 ]
机构
[1] Hokkaido Univ, Sapporo, Japan
关键词
Computer simulation - Electric potential - Electron tunneling - Electrostatics - Gates (transistor) - Nanotechnology - Semiconducting gallium arsenide - Semiconductor quantum wires;
D O I
暂无
中图分类号
TN3 [半导体技术]; TN4 [微电子学、集成电路(IC)];
学科分类号
0805 ; 080501 ; 080502 ; 080903 ; 1401 ;
摘要
Gain characteristics of GaAs-based lateral single-electron transistors (SETs) formed by putting two- or three-wrap gates (WPGs) on etched GaAs quantum wire were investigated in detail theoretically and experimentally. The computer simulation of potential distribution showed that the three-WPG SET allows independent control of the dot geometry and the tunneling barrier profile and that the three-gate device realizes much tighter control of the dot potential and a higher voltage gain than the two-gate device. Both two- and three-gate SETs were fabricated experimentally. These devices showed clear Coulomb blockade oscillations which were visible up to 40 K. In excellent agreement with the computer simulation, a high voltage gain of 1.3 was achieved in the three-gate SET, whereas the gain of the two-gate SET remained below unity. This is the first report on achieving a voltage gain higher than unity in III-V SETs. This field effect transistor (FET)-like lateral SET structure seems to be promising for the realization of III-V SET ultra large scale integrated circuits (ULSIs).
引用
收藏
页码:410 / 414
相关论文
共 50 条
  • [41] Effect of Gate Voltage on the Photovoltaic Performance of GaAs-based Schottky Junction Solar Cells
    Ghods, Amirhossein
    Saravade, Vishal
    Woode, Andrew
    Zhou, Chuanle
    Ferguson, Ian
    2019 IEEE 46TH PHOTOVOLTAIC SPECIALISTS CONFERENCE (PVSC), 2019, : 1743 - 1747
  • [42] Computer simulation and experimental characterization of single electron transistors based on schottky wrap gate control of 2DEG
    Satoh, Y
    Kasai, S
    Jinushi, K
    Hasegawa, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1584 - 1590
  • [43] Fabrication of Si single-electron transistors having double SiO2 barriers
    Ito, Y
    Hatano, T
    Nakajima, A
    Yokoyama, S
    APPLIED PHYSICS LETTERS, 2002, 80 (24) : 4617 - 4619
  • [44] Single-electron transistors with sidewall depletion gates on a silicon-on-insulator nano-wire
    Kim, KR
    Kim, DH
    Sung, SK
    Lee, JD
    Park, BG
    Choi, BH
    Hwang, SW
    Ahn, D
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (4B): : 2574 - 2577
  • [45] Single-electron charging effects in Nb/Nb oxide-based single-electron transistors at room temperature
    Shirakashi, J
    Matsumoto, K
    Miura, N
    Konagai, M
    APPLIED PHYSICS LETTERS, 1998, 72 (15) : 1893 - 1895
  • [47] An investigation into the feasibility of myoglobin-based single-electron transistors
    Li, Debin
    Gannett, Peter M.
    Lederman, David
    NANOTECHNOLOGY, 2012, 23 (39)
  • [48] Room temperature Nb-based single-electron transistors
    Shirakashi, J
    Matsumoto, K
    Miura, N
    Konagai, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1594 - 1598
  • [49] Delay Estimation on Single-Electron Tunneling-Based Logic Gates
    Chen, Chunhong
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (06) : 1254 - 1263
  • [50] Acoustic wave corrected current-voltage characteristics of GaAs-based structures with Schottky contacts
    Olikh, OY
    Pinchuk, TN
    TECHNICAL PHYSICS LETTERS, 2006, 32 (06) : 517 - 519