Fast power estimation of large circuits

被引：0
|
作者：
Technical Univ of Munich, Munich, Germany [1 ]
机构：
来源：
IEEE Des Test Comput | / 1卷 / 70-78期
关键词：
Peter H. Schneider is working toward the PhD degree at the Technical University of Munich under a grant from Siemens R&D. His research interests are power estimation and low power synthesis at the logic level. He Yeceived the Dip1.-Ing degree in electrical and computer engineering from the Technical University of Munich;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
10
引用
收藏
相关论文
共 50 条
  • [1] Fast power estimation of large circuits
    Schneider, PH
    Schlichtmann, U
    Wurth, B
    IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (01): : 70 - 78
  • [2] Power estimation for large sequential circuits
    Kozhaya, JN
    Najm, FN
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (02) : 400 - 407
  • [3] Accurate power estimation for large sequential circuits
    Kozhaya, JN
    Najm, FN
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 488 - 493
  • [4] Fast transient power and noise estimation for VLSI circuits
    Eisenmann, Wolfgang T.
    Graeb, Helmut E.
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 252 - 257
  • [5] A fast and accurate power estimation methodology for QDI asynchronous circuits
    Ghavami, Behnam
    Niknahad, Mahtab
    Najibi, Mehrdad
    Pedram, Hossein
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2007, 4644 : 463 - +
  • [6] A fast and accurate delay dependent method for switching estimation of large combinational circuits
    Theoharis, S
    Theodoridis, G
    Soudris, D
    Goutis, C
    Thanailakis, A
    JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 48 (4-5) : 113 - 124
  • [7] Past delay-dependent power estimation of large combinational circuits
    Jou, JM
    Chen, SC
    Wang, CL
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E53 - E56
  • [8] Genetic spot optimization for peak power estimation in large VLSI circuits
    Hsiao, MS
    VLSI DESIGN, 2002, 15 (01) : 407 - 416
  • [9] Fast evolution of large digital circuits
    School of Microelectronics, Fudan University, 220 Handan Road, Shanghai, China
    WSEAS Trans. Comput., 2008, 12 (1988-2000):
  • [10] Peak power estimation using genetic spot optimization for large VLSI circuits
    Hsiao, MS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 175 - 179
12345