NEW FOUR-QUADRANT CMOS ANALOGUE MULTIPLIER.

被引：0
|
作者：
Kim, C.W. [1 ]
Park, S.B. [1 ]
机构：
[1] Korea Advanced Inst of Science &, Technology, Seoul, South Korea, Korea Advanced Inst of Science & Technology, Seoul, South Korea
来源：
Electronics Letters | 1987年 / 23卷 / 24期
关键词：
SEMICONDUCTOR DEVICES; MOS;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The letter describes a new four-quadrant CMOS analog multiplier with a simple circuit configuration. This multiplier is based on the current/voltage characteristics of MOS transistors operating in the triode region. The simulation result shows less than 1% distortion for both input signals of 4 V//p//p when supply voltages of plus or minus 5 v are used.
引用
收藏
页码：1268 / 1270
相关论文
共 50 条
  • [41] A CMOS Four-Quadrant Current Multiplier Using Electronically Tunable CCII
    Kumngern, Montree
    Junnapiya, Somyot
    2013 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2013, : 366 - 369
  • [42] CMOS design of a four-quadrant multiplier based on a novel squarer circuit
    Beyraghi, Naser
    Khoei, Abdollah
    Hadidi, Khayrollah
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 80 (03) : 473 - 481
  • [43] FGMOS Four-Quadrant Analog Multiplier
    de la Cruz-Alejo, Jesus
    Santiago Medina-Vazquez, A.
    Noe Oliva-Moreno, L.
    2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [44] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier
    Boonchu, Boonchai
    2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
  • [45] A design of four-quadrant analog multiplier
    Dejhan, K
    Prommee, P
    Tiamvorratat, W
    Mitatha, S
    Chaisayun, I
    IEEE INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2004 (ISCIT 2004), PROCEEDINGS, VOLS 1 AND 2: SMART INFO-MEDIA SYSTEMS, 2004, : 29 - 32
  • [46] A new cascadable CMOS voltage squarer circuit and its application: Four-quadrant analog multiplier
    Yuce, Erkan
    Yucel, Firat
    INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, 2014, 21 (04) : 351 - 357
  • [47] A new high speed and low power four-quadrant CMOS analog multiplier in current mode
    Naderi, Ali
    Khoei, Abdollah
    Hadidi, Khayrollah
    Ghasemzadeh, Hadi
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2009, 63 (09) : 769 - 775
  • [48] A novel current-mode four-quadrant CMOS analog multiplier/divider
    Alikhani, Amir
    Ahmadi, Arash
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2012, 66 (07) : 581 - 586
  • [49] CMOS Design and Analysis of Four-Quadrant Analog Multiplier Circuit for LF Applications
    Gond, Abhishek Kumar
    Pandit, Soumya
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMMUNICATION, DEVICES AND COMPUTING, 2020, 602 : 279 - 289
  • [50] Wide bandwidth CMOS four-quadrant mixed mode analogue multiplier using a second generation current conveyor circuit
    Ettaghzouti, Thouraya
    Hassen, Nejib
    Garradhi, Karima
    Besbes, Kamel
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2018, 26 (02) : 882 - 894
12345