Delay fault simulation of sequential circuits

被引：0
|
作者：
Hirabayashi, Kanji [1 ]
机构：
[1] Toshiba Corp, ULSI Research Cent, Kawasaki, Japan
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 1993年 / 4卷 / 02期
关键词：
9;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
页码：131 / 136
相关论文
共 50 条
  • [21] Effective path selection for delay fault testing of sequential circuits
    Chakraborty, TJ
    Agrawal, VD
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 998 - 1003
  • [22] Exact at-speed delay fault grading in sequential circuits
    Kumar, M. M. Vaseekar
    Tragoudas, S.
    Chakravarty, S.
    Jayabharathi, R.
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 51 - +
  • [23] Statistical delay fault coverage estimation for synchronous sequential circuits
    Pappu, L
    Bushnell, ML
    Agrawal, VD
    Mandyam-Komar, S
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 239 - 254
  • [24] Parallel sequence fault simulation for synchronous sequential circuits
    Kung, CP
    Lin, CS
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (03): : 267 - 277
  • [25] Serial diagnostic fault simulation for synchronous sequential circuits
    Chen, SC
    Jou, JM
    INTEGRATION-THE VLSI JOURNAL, 1997, 23 (02) : 157 - 170
  • [26] Parallel sequence fault simulation for synchronous sequential circuits
    Industrial Technology Research Inst, Hsinchu, Taiwan
    J Electron Test Theory Appl JETTA, 3 (267-277):
  • [27] A concurrent fault simulation for crosstalk faults in sequential circuits
    Phadoongsidhi, M
    Le, KT
    Saluja, KK
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 182 - 187
  • [28] Diagnostic simulation of sequential circuits using fault sampling
    Venkataraman, S
    Fuchs, WK
    Patel, JH
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 476 - 481
  • [29] HySim: Hybrid fault simulation for synchronous sequential circuits
    Kim, K
    Saluja, KK
    VLSI DESIGN, 1996, 4 (03) : 181 - 197
  • [30] Fuzzy delay model based fault simulator for crosstalk delay fault test generation in asynchronous sequential circuits
    S JAYANTHY
    M C BHUVANESWARI
    Sadhana, 2015, 40 : 107 - 119
12345