High speed and high density test vectors memory for a LSI tester

被引：0
|
作者：
机构：
来源：
Olariu, A. | 1600年 / 34期
关键词：
Integrated Circuits; LSI;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Advanced InP DHBT Process for High Speed LSI circuits
    Urteaga, M.
    Pierson, R.
    Rowell, P.
    Choe, M.
    Mensa, D.
    Brar, B.
    2008 IEEE 20TH INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS (IPRM), 2008, : 595 - 599
  • [32] AN ADVANCED PSA TECHNOLOGY FOR HIGH-SPEED BIPOLAR LSI
    NAKASHIBA, H
    ISHIDA, I
    AOMURA, K
    NAKAMURA, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) : 1390 - 1394
  • [33] New architecture for high-speed neural network LSI
    NTT Integrated Information &, Energy Systems Lab
    NTT R&D, 3 (247-254):
  • [34] A MLGA connector for high speed and high density
    Kim, YS
    Kim, SI
    Choi, HS
    Kum, BH
    Ko, YW
    Bang, HJ
    Kim, WK
    Lee, J
    Baek, S
    Lee, J
    Ahn, S
    Kim, J
    2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 149 - 152
  • [35] High density, high speed PCB design
    Anon
    Electronic Product Design, 2001, 22 (06):
  • [36] AN ADVANCED PSA TECHNOLOGY FOR HIGH-SPEED BIPOLAR LSI
    NAKASHIBA, H
    ISHIDA, I
    AOMURA, K
    NAKAMURA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (04) : 455 - 459
  • [37] A NEW TRANSISTOR STRUCTURE FOR HIGH-SPEED BIPOLAR LSI
    SAKURAI, H
    AKASAKA, Y
    MURAKAMI, K
    KIJIMA, K
    NAKATA, H
    JAPANESE JOURNAL OF APPLIED PHYSICS, 1980, 19 : 181 - 185
  • [38] Robust LSI architecture and its high speed viterbi decoder
    Hatakawa, Y
    Miyanaga, Y
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 577 - 580
  • [39] High speed and sensitivity array tester for LTPS LCD and OLED
    Chikamatsu, K.
    Miyake, Y.
    Fujisaki, T.
    Goto, M.
    Mizoguchi, J.
    IDW '06: PROCEEDINGS OF THE 13TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2006, : 897 - 900
  • [40] Low resistive tungsten dual polymetal gate process for high speed and high density memory devices
    Kim, Yong Soo
    Lim, Kwan-Yong
    Sung, Min-Gyu
    Kim, Soo-Hyun
    Yang, Hong-Seon
    Cho, Heung-Jae
    Jang, Se-Aug
    Oh, Jae-Geun
    Kim, Kwangok
    Jung, Young-Kyun
    Jung, Tae-Woo
    Kim, Choon-Hwan
    Lee, Doek-Won
    Kim, Won
    Kim, Young-Hoon
    Choi, Kang-Sik
    Oh, Tae-Kyung
    Hwang, Yun-Taek
    Pyi, Seung-Ho
    Ku, Ja-Chun
    Kim, Jin-Woong
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 259 - 262
12345