Testing VLSI regular arrays

被引：0

作者：

Univ Coll, Cork, Ireland ^{[1
]}

机构：

来源：

J Electron Test Theory Appl JETTA | / 2卷 / 153-177期

关键词：

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[1] TESTING VLSI REGULAR ARRAYS
MARNANE, WP
MOORE, WR
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 153 - 177
[2] TESTING OF DATA PATHS IN VLSI ARRAYS
CHOI, YH
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (02): : 154 - 158
[3] Testing and reconfiguration of VLSI linear arrays
De Prisco, R
Monti, A
Pagli, L
THEORETICAL COMPUTER SCIENCE, 1998, 197 (1-2) : 171 - 188
[4] SELF-TESTING APPROACHES FOR VLSI ARRAYS
HUANG, WK
LOMBARDI, F
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (03): : 175 - 183
[5] A COMPUTATIONAL APPROACH TO TESTING REGULAR ARRAYS
MARNANE, WP
MOORE, WR
SYSTOLIC ARRAY PROCESSORS, 1989, : 577 - 586
[6] Improving Testing and Diagnosis Efficiency for Regular Memory Arrays
Wu, Tsung-Yu
Chen, Po-Yuan
Wu, Cheng-Wen
Kwai, Ding-Ming
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 100 - 103
[7] Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays
Belabbes, NE
Guterman, AJ
Savaria, Y
Dagenais, M
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1996, 43 (02): : 143 - 152
[8] VLSI testing
Kinoshita, K
INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 1 - 3
[9] VLSI TESTING
WILLIAMS, TW
COMPUTER, 1984, 17 (10) : 126 - 136
[10] GATE ARRAYS FOR VLSI DESIGN
FULKERSON, DE
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1982, 5 (01): : 133 - 137