TESTING OF DATA PATHS IN VLSI ARRAYS

被引：0
|
作者：
CHOI, YH
机构：
来源：
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1990年 / 137卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：154 / 158
页数：5
相关论文
共 50 条
  • [1] Testing VLSI regular arrays
    Univ Coll, Cork, Ireland
    J Electron Test Theory Appl JETTA, 2 (153-177):
  • [2] TESTING VLSI REGULAR ARRAYS
    MARNANE, WP
    MOORE, WR
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 153 - 177
  • [3] Testing and reconfiguration of VLSI linear arrays
    De Prisco, R
    Monti, A
    Pagli, L
    THEORETICAL COMPUTER SCIENCE, 1998, 197 (1-2) : 171 - 188
  • [4] SELF-TESTING APPROACHES FOR VLSI ARRAYS
    HUANG, WK
    LOMBARDI, F
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (03): : 175 - 183
  • [5] PERFORMANCE ANALYSIS AND OPTIMIZATION OF VLSI DATA-FLOW ARRAYS
    KUNG, SY
    LEWIS, PS
    LO, SC
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1987, 4 (06) : 592 - 618
  • [6] Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays
    Belabbes, NE
    Guterman, AJ
    Savaria, Y
    Dagenais, M
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1996, 43 (02): : 143 - 152
  • [7] VLSI testing
    Kinoshita, K
    INTEGRATION-THE VLSI JOURNAL, 1998, 26 (1-2) : 1 - 3
  • [8] VLSI TESTING
    WILLIAMS, TW
    COMPUTER, 1984, 17 (10) : 126 - 136
  • [9] GATE ARRAYS FOR VLSI DESIGN
    FULKERSON, DE
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1982, 5 (01): : 133 - 137
  • [10] RECONFIGURATION OF VLSI ARRAYS BY COVERING
    LOMBARDI, F
    SAMI, MG
    STEFANELLI, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (09) : 952 - 965
12345