TESTING OF DATA PATHS IN VLSI ARRAYS

被引：0

|

作者：

CHOI, YH

机构：

来源：

IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES | 1990年 / 137卷 / 02期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：154 / 158

页数：5

相关论文

共 50 条

[31] CONFIGURATION OF VLSI ARRAYS IN THE PRESENCE OF DEFECTS
GREENE, JW
ELGAMAL, A
JOURNAL OF THE ACM, 1984, 31 (04) : 694 - 717
[32] FROM VLSI ARRAYS TO NEURAL NETWORKS
KUNG, SY
CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 1 - 6
[33] Microring resonator arrays for VLSI photonics
Little, BE
Chu, ST
Pan, W
Kokubun, Y
IEEE PHOTONICS TECHNOLOGY LETTERS, 2000, 12 (03) : 323 - 325
[34] Localized algorithms for VLSI processor arrays
Evans, DJ
Gusev, M
INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2000, 75 (02) : 149 - 166
[35] VLSI systolic arrays for adaptive nulling
Rader, CM
IEEE SIGNAL PROCESSING MAGAZINE, 1996, 13 (04) : 29 - 49
[36] SYNCHRONIZING LARGE VLSI PROCESSOR ARRAYS
FISHER, AL
KUNG, HT
IEEE TRANSACTIONS ON COMPUTERS, 1985, 34 (08) : 734 - 740
[37] High-Resolution Delay Testing of Interconnect Paths in Field-Programmable Gate Arrays
Smith, Jack R.
Xia, Tian
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (01) : 187 - 195
[38] VLSI TESTING AND MODELING 1
PAINKE, H
MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 773 - 774
[39] Iddq testing for CMOS VLSI
Rajsuman, R
PROCEEDINGS OF THE IEEE, 2000, 88 (04) : 544 - 566
[40] Fuzzy logic and VLSI testing
Atre, MV
Kumar, DK
DEFENCE SCIENCE JOURNAL, 1995, 45 (04) : 325 - 332

← 1 2 3 4 5 →